- 您现在的位置：买卖IC网 > PDF目录1776 > ADP1822ARQZ-R7 (Analog Devices Inc)IC REG CTRLR BUCK PWM VM 24-QSOP PDF资料下载
参数资料
| 型号： | ADP1822ARQZ-R7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 7/24页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 24-QSOP |
| 标准包装： | 1 |
| PWM 型： | 电压模式 |
| 输出数： | 1 |
| 频率 - 最大： | 720kHz |
| 电源电压： | 3.7 V ~ 5.5 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 24-SSOP（0.154"，3.90mm 宽） |
| 包装： | 标准包装 |
| 产品目录页面： | 791 (CN2011-ZH PDF) |
| 配用： | ADP1822-EVAL-ND - BOARD EVALUATION FOR ADP1822 |
| 其它名称： | ADP1822ARQZ-R7DKR |
Data Sheet
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
ADP1822
BST
DH
SW
SYNC
1
2
3
4
24
23
22
21
NC
PVCC
DL
PGND
FREQ
MAR
TRKN
TRKP
SHDN
5
6
7
8
9
ADP1822
TOP VIEW
(Not to Scale)
20
19
18
17
16
CSL
VCC
MUP
MDN
MSEL
PWGD 10
DGND 11
GND 12
15
14
13
COMP
FB
SS
NC = NO CONNECT
Figure 4. ADP1822 Pin Configuration
Table 3. Pin Function Descriptions
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Mnemonic
BST
DH
SW
SYNC
FREQ
MAR
TRKN
TRKP
SHDN
PWGD
DGND
GND
SS
FB
COMP
MSEL
Description
High-Side Gate Driver Boost Capacitor Input. A capacitor between SW and BST powers the high-side gate driver
DH. The capacitor is charged through a diode from PVCC when the low-side MOSFET is on. Connect a 0.1 μF or
greater ceramic capacitor from BST to SW and a Schottky diode from PVCC to BST to power the high-side gate
driver.
High-Side Gate Driver Output. Connect DH to the gate of the external high-side N-channel MOSFET switch.
DH is powered from the capacitor between SW and BST and its voltage swings between V SW and V BST .
Power Switch Node. SW is the power switching node. Connect the source of the high-side N-channel MOSFET
switch and the drain of the low-side N-channel MOSFET synchronous rectifier to SW. SW powers the output
through the output LC filter.
Frequency Synchronization Input. Drive SYNC with an external 300 kHz to 1.2 MHz signal to synchronize the
converter switching frequency to the applied signal. The maximum SYNC frequency is limited to 2× the nominal
internal frequency selected by FREQ. Do not leave SYNC unconnected; when not used, connect SYNC to GND.
Frequency Select Input. FREQ selects the converter switching frequency. Drive FREQ low to select 300 kHz, or
high to select 600 kHz. Do not leave FREQ unconnected.
Margin Control Input. MAR is used with MSEL to control output voltage margining. MAR chooses between
high voltage and low voltage margining when MSEL is driven high. If not used, connect MAR to GND.
Tracking Comparator Negative Input. Drive TRKN from the voltage that the ADP1822 output voltage tracks.
TRKN voltage is limited to VCC. See the Output Voltage Tracking section.
Tracking Comparator Positive Input. Drive TRKP from the output voltage. TRKP voltage is limited to VCC.
See the Output Voltage Tracking section.
Active Low DC-to-DC Shutdown Input. Drive SHDN high to turn on the converter. Drive it low to turn it off.
Connect SHDN to VCC for automatic startup.
Open-Drain Power-Good Output. PWGD sinks current to GND when the output voltage is above or below
the regulation voltage. Connect a pull-up resistor from PWGD to VDD for a logical power-good indicator.
Digital Ground. Connect DGND to GND at a single point as close as possible to the IC.
Analog Ground. Connect GND to PGND at a single point as close as possible to the IC.
Soft Start Control Input. A capacitor from SS to GND controls the soft start period. When the output is overloaded,
SS is discharged to prevent excessive input current while the output recovers. Connect a 1 nF to 1 μF capacitor
from SS to GND to set the soft start period. See the Soft Start section.
Voltage Feedback Input. Connect to a resistive voltage divider from the output to FB to set the output voltage.
See the Setting the Output Voltage section.
Compensation Node. Connect a resistor-capacitor network from COMP to FB to compensate the regulation
control system. See the Compensation section.
Margin Select Input. Drive MSEL high to activate the voltage margining feature. Drive MSEL low to regulate
the output voltage to the nominal value. If not used, connect MSEL to GND.
Rev. D | Page 7 of 24
相关PDF资料 |
PDF描述 |
|---|---|
| ADP1823ACPZ-R7 | IC REG CTRLR BUCK PWM VM 32LFCSP |
| ADP1828ACPZ-R7 | IC REG CTRLR BUCK PWM VM 20LFCSP |
| ADP1829ACPZ-R7 | IC REG CTRLR BUCK PWM VM 32LFCSP |
| ADP1850ACPZ-R7 | IC REG CTRLR BUCK PWM CM 32LFCSP |
| ADP1864AUJZ-R7 | IC REG CTRLR BUCK PWM TSOT23-6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADP1822-BL1-EVZ | 制造商:Analog Devices 功能描述:Evaluation Board For PWM, Step-Down DC-To-DC Controller With Margining And Tracking 制造商:Analog Devices 功能描述:BLANK ADISIMPOWER EVAL ADP1822 - Boxed Product (Development Kits) |
| ADP1822-BL2-EVZ | 制造商:Analog Devices 功能描述:Evaluation Board For PWM, Step-Down DC-To-DC Controller With Margining And Tracking 制造商:Analog Devices 功能描述:BLANK ADISIMPOWER EVAL ADP1822 - Boxed Product (Development Kits) |
| ADP1822-EVAL | 功能描述:BOARD EVALUATION FOR ADP1822 RoHS:否 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC，步升 输出及类型:1，非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ADP1823 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual, Interleaved, Step-Down DC-to-DC Controller with Tracking |
| ADP1823ACPZ | 制造商:Analog Devices 功能描述:IC CONTROLLER STEP DOWN DUAL SMD |
发布紧急采购，3分钟左右您将得到回复。