参数资料
型号: ADP7102ARDZ-2.5-R7
厂商: Analog Devices Inc
文件页数: 17/28页
文件大小: 0K
描述: IC REG LDO 2.5V .3A 8SOIC
标准包装: 1,000
稳压器拓扑结构: 正,固定式
输出电压: 2.5V
输入电压: 3.3 V ~ 20 V
稳压器数量: 1
电流 - 输出: 300mA(最小值)
电流 - 限制(最小): 450mA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 8-SOIC(0.154",3.90mm Width)裸露焊盘
供应商设备封装: 8-SOIC-EP
包装: 带卷 (TR)

Data Sheet
THEORY OF OPERATION
The ADP7102 is a low quiescent current, low-dropout linear
regulator that operates from 3.3 V to 20 V and provides up to
300 mA of output current. Drawing a low 750 μA of quiescent
current (typical) at full load makes the ADP7102 ideal for
battery-operated portable equipment. Typical shutdown
current consumption is 40 μA at room temperature.
Optimized for use with small 1 μF ceramic capacitors, the
ADP7102 provides excellent transient performance.
ADP7102
is higher than the reference voltage, the gate of the PMOS
device is pulled higher, allowing less current to pass and
decreasing the output voltage.
The ADP7102 is available in 7 fixed output voltage options,
ranging from 1.8 V to 9 V and in an adjustable version with
an output voltage that can be set to between 1.22 V and 19 V
by an external voltage divider. The output voltage can be set
according to the following equation:
VIN
VOUT
V OUT = 1.22 V(1 + R1 / R2 )
GND
VREG
SHORT-CIRCUIT,
THERMAL
PROTECT
PGOOD
R1
PG
VIN = 8V
CIN +
1μF
VIN
VOUT
ADJ
R1
40.2k?
+ COUT
1μF
VOUT = 5V
ON 100k ?
EN/
UVLO
10μA
SHUTDOWN
R2
SENSE
OFF
R3
R4
100k ?
EN/
UVLO
R2
13k?
RPG
100k?
1.22V
REFERENCE
GND
PG
PG
Figure 60. Fixed Output Voltage Internal Block Diagram
Figure 62. Typical Adjustable Output Voltage Application Schematic
The value of R2 should be less than 200 kΩ to minimize
errors in the output voltage caused by the ADJ pin input
VIN
VOUT
current. For example, when R1 and R2 each equal 200 kΩ,
GND
EN/
UVLO
VREG
10μA
SHORT-CIRCUIT,
THERMAL
PROTECT
SHUTDOWN
PGOOD
PG
SENSE
the output voltage is 2.44 V. The output voltage error
introduced by the ADJ pin input current is 2 mV or 0.08%,
assuming a typical ADJ pin input current of 10 nA at 25°C.
The ADP7102 uses the EN/UVLO pin to enable and disable
the VOUT pin under normal operating conditions. When
1.22V
REFERENCE
Figure 61. Adjustable Output Voltage Internal Block Diagram
Internally, the ADP7102 consists of a reference, an error
amplifier, a feedback voltage divider, and a PMOS pass
transistor. Output current is delivered via the PMOS pass
device, which is controlled by the error amplifier. The error
amplifier compares the reference voltage with the feedback
voltage from the output and amplifies the difference. If the
feedback voltage is lower than the reference voltage, the gate
EN/UVLO is high, VOUT turns on, when EN is low, VOUT
turns off. For automatic startup, EN/UVLO can be tied to VIN.
The ADP7102 incorporates reverse current protections
circuitry that prevents current flow backwards through the
pass element when the output voltage is greater than the input
voltage. A comparator senses the difference between the input
and output voltages. When the difference between the input
voltage and output voltage exceeds 55 mV, the body of the PFET
is switched to V OUT and turned off or opened. In other words,
the gate is connected to VOUT.
of the PMOS device is pulled lower, allowing more current to
pass and increasing the output voltage. If the feedback voltage
Rev. C | Page 17 of 28
相关PDF资料
PDF描述
RGM22DTBD-S664 CONN EDGECARD 44POS R/A .156
ESM28DRYN CONN EDGECARD 56POS DIP .156 SLD
RSM22DTBD-S664 CONN EDGECARD 44POS R/A .156
ADP7102ARDZ-1.8-R7 IC REG LDO 1.8V .3A 8SOIC
RGM22DTBN-S664 CONN EDGECARD 44POS R/A .156
相关代理商/技术参数
参数描述
ADP7102ARDZ-3.0-R7 功能描述:IC REG LDO 3V .3A 8SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 产品培训模块:More Information on LDOs 标准包装:50 系列:- 稳压器拓扑结构:正,固定式 输出电压:3.3V 输入电压:最高 15V 电压 - 压降(标准):1.1V @ 800mA 稳压器数量:1 电流 - 输出:800mA 电流 - 限制(最小):800mA 工作温度:0°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-4,D²Pak(3 引线+接片),TO-263AA 供应商设备封装:D2PAK-3 包装:管件
ADP7102ARDZ-3.3-R7 功能描述:IC REG LDO 3.3V .3A 8SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 产品培训模块:More Information on LDOs 标准包装:50 系列:- 稳压器拓扑结构:正,固定式 输出电压:3.3V 输入电压:最高 15V 电压 - 压降(标准):1.1V @ 800mA 稳压器数量:1 电流 - 输出:800mA 电流 - 限制(最小):800mA 工作温度:0°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-4,D²Pak(3 引线+接片),TO-263AA 供应商设备封装:D2PAK-3 包装:管件
ADP7102ARDZ-5.0-R7 功能描述:IC REG LDO 5V .3A 8SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 产品培训模块:More Information on LDOs 标准包装:50 系列:- 稳压器拓扑结构:正,固定式 输出电压:3.3V 输入电压:最高 15V 电压 - 压降(标准):1.1V @ 800mA 稳压器数量:1 电流 - 输出:800mA 电流 - 限制(最小):800mA 工作温度:0°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-4,D²Pak(3 引线+接片),TO-263AA 供应商设备封装:D2PAK-3 包装:管件
ADP7102ARDZ-9.0-R7 功能描述:IC REG LDO 9V .3A 8SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 产品培训模块:More Information on LDOs 标准包装:50 系列:- 稳压器拓扑结构:正,固定式 输出电压:3.3V 输入电压:最高 15V 电压 - 压降(标准):1.1V @ 800mA 稳压器数量:1 电流 - 输出:800mA 电流 - 限制(最小):800mA 工作温度:0°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-4,D²Pak(3 引线+接片),TO-263AA 供应商设备封装:D2PAK-3 包装:管件
ADP7102ARDZ-R7 功能描述:IC REG LDO ADJ .3A 8SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 产品培训模块:More Information on LDOs 标准包装:50 系列:- 稳压器拓扑结构:正,固定式 输出电压:3.3V 输入电压:最高 15V 电压 - 压降(标准):1.1V @ 800mA 稳压器数量:1 电流 - 输出:800mA 电流 - 限制(最小):800mA 工作温度:0°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-4,D²Pak(3 引线+接片),TO-263AA 供应商设备封装:D2PAK-3 包装:管件