参数资料
型号: ADS7812PG4
厂商: Texas Instruments
文件页数: 3/24页
文件大小: 0K
描述: IC 12BIT 35MW SER OUT ADC 16DIP
产品培训模块: Data Converter Basics
标准包装: 25
位数: 12
采样率(每秒): 40k
数据接口: 串行,SPI?
转换器数目: 1
功率耗散(最大): 35mW
电压电源: 单电源
工作温度: -40°C ~ 85°C
安装类型: 通孔
封装/外壳: 16-DIP(0.300",7.62mm)
供应商设备封装: 16-PDIP
包装: 管件
输入数目和类型: 3 个单端,单极;3 个单端,双极
ADS7812
11
SBAS042A
www.ti.com
might be possible to use the rising edge of the DATACLK
signal. However, one extra clock period (not shown in
Figures 6, 7, and 8) is needed for the final bit.
The external DATACLK signal must be LOW or CS must
be HIGH prior to BUSY rising (see time t25 in Figures 7 and
8). If this is not observed, the output shift register of the
ADS7812 will not be updated with the conversion result.
Instead, the previous contents of the shift register will
remain and the new result will be lost.
If more than 12 clock cycles are provided to the DATACLK
input, the DATA output will go LOW after the rising edge
of the 13th clock period. The operation of the ADS7812 will
not be affected as long as the timing specifications are met.
Before reading the next three paragraphs, consult the Sensi-
tivity to External Digital Signals section of this data sheet.
This will explain many of the concerns regarding how and
when to apply the external DATACLK signal.
External DATACLK Active After the Conversion
The preferred method of obtaining the conversion result is to
provide the DATACLK signal after the conversion has been
completed and before the next conversion starts—as shown
in Figure 6. Note that the DATACLK signal should be static
before the start of the next conversion. If this is not ob-
served, the DATACLK signal could affect the voltage that
is acquired.
External DATACLK Active During the Next Conversion
Another method of obtaining the conversion result is shown
in Figure 7. Since the output shift register is not updated until
the end of the conversion, the previous result remains valid
during the next conversion. If a fast clock (
≥ 2MHz) can be
provided to the ADS7812, the result can be read during time
t2. During this time, the noise from the DATACLK signal is
less likely to affect the conversion result.
FIGURE 7. Serial Data Timing, External Clock, Clocking During the Next Conversion (EXT/INT HIGH,
CS LOW).
FIGURE 8. Serial Data Timing, External Clock, Clocking After the Conversion Completes and During the Next Conversion
(EXT/INT HIGH, CS LOW).
BUSY
CONV
t
24
t
4
t
5
DATACLK
t
25
1
2
n
n+1
11
12
DATA
MSB
Bit 10
Bit n
Bit n-1
Bit 1
LSB
34
BUSY
CONV
t
2
t
1
DATACLK
t
24
t
25
t
23
t
22
t
21
t
20
t
19
1
211
12
DATA
MSB
Bit 10
Bit 9
Bit 1
LSB
MSB
相关PDF资料
PDF描述
VE-26M-IW-F3 CONVERTER MOD DC/DC 10V 100W
VI-J5J-MY-B1 CONVERTER MOD DC/DC 36V 50W
VI-B1B-IV-F4 CONVERTER MOD DC/DC 95V 150W
VE-26L-IW-F3 CONVERTER MOD DC/DC 28V 100W
VI-J54-MY-B1 CONVERTER MOD DC/DC 48V 50W
相关代理商/技术参数
参数描述
ADS7812U 功能描述:模数转换器 - ADC Low-Power Serial 12-Bit Sampling RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
ADS7812U 制造商:Texas Instruments 功能描述:A/D Converter (A-D) IC 制造商:Texas Instruments 功能描述:IC, ADC, 12BIT, 40KSPS, SOIC-16
ADS7812U/1K 功能描述:模数转换器 - ADC Low-Pwr Serial 12B Sampling ADC Cnvrtr RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
ADS7812U/1KE4 功能描述:模数转换器 - ADC Low-Power Serial 12-Bit Sampling RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
ADS7812U/1KG4 功能描述:模数转换器 - ADC Low-Pwr Serial 12B Sampling ADC Cnvrtr RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32