- 您现在的位置：买卖IC网 > PDF目录10398 > ADS8364Y/2K (Texas Instruments)IC ADC LP 16BIT 250KSPS 64-TQFP PDF资料下载
参数资料
| 型号： | ADS8364Y/2K |
| 厂商： | Texas Instruments |
| 文件页数： | 5/26页 |
| 文件大小： | 0K |
| 描述： | IC ADC LP 16BIT 250KSPS 64-TQFP |
| 产品培训模块： | Data Converter Basics |
| 标准包装： | 2,000 |
| 位数： | 16 |
| 采样率（每秒）： | 250k |
| 数据接口： | 并联 |
| 转换器数目： | 6 |
| 功率耗散（最大）： | 471.5mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-TQFP |
| 供应商设备封装： | 64-TQFP（10x10） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 12 个单端，双极；6 个差分，双极 |
| 配用： | 296-30708-ND - EVAL MODULE FOR ADS8364 ADS8364EVM-ND - EVALUATION MODULE FOR BQ2018 |
ADS8364
13
SBAS219C
www.ti.com
EOC
—End of conversion goes low when new data of the
internal ADC is latched into the output registers, which
usually happens 16.5 clock cycles after hold initiated the
conversion. It remains low for half a clock cycle. If more than
one channel pair is converted simultaneously, the
A-channels get stored to the registers first (16.5 clock cycles
after hold), followed by the B-channels one clock cycle later,
and finally the C-channels at another clock cycle later. If a
reading (RD and CS are LOW) is in process, then the latch
process is delayed until the read operation is finished.
FD—First data or A0 data is HIGH if channel A0 is chosen to be
read next. In the FIFO mode whatever channel X0 is written to
the FIFO first is latched into the A0 register. So, for example,
when the FIFO is empty, FD is 0. Then the first result is latched
into the FIFO register A0 is, therefore, chosen to be read next,
and FD rises. After the first channel is read (1-3 read cycles
depending on BYTE and ADD) FD goes LOW again.
START OF A CONVERSION AND READING DATA
By bringing one, two, or all of the HOLDX signals LOW, the
input data of the corresponding channel X is immediately
placed in the hold mode (5ns). The conversion of this channel
X follows with the next rising edge of clock. If it is important to
detect a hold command during a certain clock-cycle, then the
falling edge of the hold signal has to occur at least 10ns before
the rising edge of clock, as shown in Figure 7, tD1. The hold
signal can remain LOW without initiating a new conversion.
The hold signal has to be HIGH for at least 15ns (as shown
in Figure 7, tW2) before it is brought LOW again and hold has
to stay LOW for at least 20ns (Figure 7, tW3).
Once a particular hold signal goes low, further impulses of
this hold signal are ignored until the conversion is finished or
the part is reset. When the conversion is finished (after 16
clock cycles) the sampling switches will close and sample the
selected channel. The start of the next conversion must be
delayed to allow the input capacitor of the ADS8364 to be
fully charged. This delay time depends on the driving ampli-
fier, but should be at least 800ns.
FIGURE 7. Start of the Conversion.
The ADS8364 can also convert one channel continuously
(see Figure 8). Therefore, HOLDA and HOLDC are kept
HIGH all the time. To gain acquisition time, the falling edge
of HOLDB takes place just before the rising edge of clock.
One conversion requires 20 clock cycles. Here, data is read
after the next conversion is initiated by HOLDB. To read data
from channel B, A1 is set HIGH and A2 is LOW. As A0 is
LOW during the first reading (A2 A1 A0 = 010) data B0 is put
to the output. Before the second RD, A0 switches HIGH (A2
A1 A0 = 011) so data from channel B1 is read, as shown in
Table II. However, reading data during the conversion or on a
falling hold edge might cause a loss in performance.
A2
A1
A0
CHANNEL TO BE READ
0
CHA0
0
1
CHA1
0
1
0
CHB0
0
1
CHB1
1
0
CHC0
1
0
1
CHC1
1
0
Cycle mode reads registers
CHA0 through CHC1 on
successive transitions of the
read line.
1
FIFO Mode
TABLE II. Address Control for RD Functions.
Reading data (RD, CS )—In general, the channel/data
outputs are in tri-state. Both CS and RD have to be LOW to
enable these outputs. RD and CS have to stay LOW to-
gether for at least 40ns (see Timing Characteristics, tD6)
before the output data is valid. RD has to remain HIGH for
at least 30ns (see Timing Diagram, tW5) before bringing it
back LOW for a subsequent read command.
16.5 clock-cycles after the start of a conversion (next rising
edge of clock after the falling edge of HOLDX ), the new data
is latched into its output register. Even if the ADS8364 is
forced to wait until the read process is finished (RD signal
going HIGH) before the new data gets latched into its output
t
C1
t
W1
t
W3
t
W2
t
D2
t
W4
t
D1
CLK
HOLD A
RESET
HOLD B
HOLD C
相关PDF资料 |
PDF描述 |
|---|---|
| MS27473T20B41SLC | CONN HSG PLUG 41POS STRGHT SCKT |
| VI-B1J-IV-F2 | CONVERTER MOD DC/DC 36V 150W |
| VE-J51-MY-B1 | CONVERTER MOD DC/DC 12V 50W |
| MS27473T20B16B | CONN HSG PLUG 16POS STRGHT SCKT |
| VI-JTP-MY-B1 | CONVERTER MOD DC/DC 13.8V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADS8365 | 制造商:BB 制造商全称:BB 功能描述:16-Bit, 250kSPS, 6-Channel, Simultaneous Sampling SAR ANALOG-TO-DIGITAL CONVERTERS |
| ADS8365IPAG | 功能描述:模数转换器 - ADC 16B 250kSPS 6Ch Simu Sampling SAR ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS8365IPAGG4 | 功能描述:模数转换器 - ADC 16B 250kSPS 6Ch Simu Sampling SAR ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS8365IPAGG-4 | 制造商:Texas Instruments 功能描述:IC, SM 16-BIT ADC 6CH SAR |
| ADS8365IPAGR | 功能描述:模数转换器 - ADC 16 B 250k SPS 6 Ch Smltns Smplg SARADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。