参数资料
型号: ADSP-21364KSWZ-1AA
厂商: Analog Devices Inc
文件页数: 33/60页
文件大小: 0K
描述: IC DSP 32BIT 333MHZ EPAD 144LQFP
产品培训模块: SHARC Processor Overview
标准包装: 1
系列: SHARC®
类型: 浮点
接口: DAI,SPI
时钟速率: 333MHz
非易失内存: ROM(512 kB)
芯片上RAM: 384kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.20V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 144-LQFP 裸露焊盘
供应商设备封装: 144-LQFP(20x20)
包装: 托盘
ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
Input Data Port (IDP)
The timing requirements for the IDP are given in Table 28 . IDP
signals are routed to the DAI_P20–1 pins using the SRU. There-
fore, the timing specifications provided below are valid at the
DAI_P20–1 pins.
Table 28. IDP
Parameter
Timing Requirements
Min
Unit
t SIHFS
t SISFS 1
1
t SISD 1
t SIHD 1
t IDPCLKW
t IDPCLK
Frame Sync Setup Before Clock Rising Edge
Frame Sync Hold After Clock Rising Edge
Data Setup Before Clock Rising Edge
Data Hold After Clock Rising Edge
Clock Width
Clock Period
3
3
3
3
(t PCLK × 4) ÷ 2 – 1
t PCLK × 4
ns
ns
ns
ns
ns
ns
1
The data, clock, and frame sync signals can come from any of the DAI pins. Clock and frame sync can also come via the PCGs or SPORTs. The PCG’s input can be either
CLKIN or any of the DAI pins.
SAMPLE EDGE
t IDPCLK
DAI_P20–1
(SCLK)
t IDPCLKW
DAI_P20–1
(FS)
t SISFS
t SISD
t SIHFS
t SIHD
DAI_P20–1
(SDATA)
Figure 24. IDP Master Timing
Rev. J |
Page 33 of 60 |
July 2013
相关PDF资料
PDF描述
RCM08DTBN-S189 CONN EDGECARD 16POS R/A .156 SLD
AGM31DRSD CONN EDGECARD 62POS DIP .156 SLD
TRJC105M050RRJ CAP TANT 1UF 50V 20% 2312
VE-21R-CW-F1 CONVERTER MOD DC/DC 7.5V 100W
ASM08DRES CONN EDGECARD 16POS .156 EYELET
相关代理商/技术参数
参数描述
ADSP-21364SBBC-ENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor
ADSP-21364SBBCZENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor
ADSP-21364SBSQ-ENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor
ADSP-21364SBSQZENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor
ADSP-21364SCSQ-ENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor