参数资料
型号: ADSP-BF537BBCZ-5AV
厂商: Analog Devices Inc
文件页数: 11/68页
文件大小: 0K
描述: IC DSP CTLR 16BIT 182CSPBGA
产品培训模块: Blackfin® Processor Core Architecture Overview
Blackfin® Device Drivers
Blackfin® Optimizations for Performance and Power Consumption
Blackfin® System Services
标准包装: 1
系列: Blackfin®
类型: 定点
接口: CAN,SPI,SSP,TWI,UART
时钟速率: 533MHz
非易失内存: 外部
芯片上RAM: 132kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.25V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 182-LFBGA,CSPBGA
供应商设备封装: 182-CSPBGA(12x12)
包装: 托盘
配用: ADZS-BF537-ASKIT-ND - BOARD EVAL SKIT ADSP-BF537
ADZS-BFAUDIO-EZEXT-ND - BOARD EVAL AUDIO BLACKFIN
ADZS-BF537-EZLITE-ND - BOARD EVAL ADSP-BF537
ADZS-BFAV-EZEXT-ND - BOARD DAUGHT ADSP-BF533,37,61KIT
ADZS-BF537-STAMP-ND - SYSTEM DEV FOR ADSP-BF537
Rev. J
|
Page 19 of 68
|
February 2014
PIN DESCRIPTIONS
The ADSP-BF534/ADSP-BF536/ADSP-BF537 processors pin
definitions are listed in Table 9. In order to maintain maximum
functionality and reduce package size and pin count, some pins
have dual, multiplexed functions. In cases where pin function is
reconfigurable, the default state is shown in plain text, while the
alternate function is shown in italics. Pins shown with an aster-
isk after their name (*) offer high source/high sink current
capabilities.
All pins are three-stated during and immediately after reset,
with the exception of the external memory interface, asynchro-
nous and synchronous memory control, and the buffered XTAL
output pin (CLKBUF). On the external memory interface, the
control and address lines are driven high, with the exception of
CLKOUT, which toggles at the system clock rate. If BR is active
(whether or not RESET is asserted), the memory pins are also
three-stated. During hibernate, all outputs are three-stated
unless otherwise noted in Table 9.
All I/O pins have their input buffers disabled with the exception
of the pins noted in the data sheet that need pull-ups or pull-
downs if unused.
The SDA (serial data) and SCL (serial clock) pins are open drain
and therefore require a pull-up resistor. Consult version 2.1 of
the I2C specification for the proper resistor value.
Table 9. Pin Descriptions
Pin Name
Type Function
Driver
Type1
Memory Interface
ADDR19–1
O
Address Bus for Async Access
A
DATA15–0
I/O
Data Bus for Async/Sync Access
A
ABE1–0/SDQM1–0
O
Byte Enables/Data Masks for Async/Sync Access
A
BR
I
Bus Request (This pin should be pulled high when not used.)
BG
OBus Grant
A
BGH
O
Bus Grant Hang
A
Asynchronous Memory Control
AMS3–0
O
Bank Select (Require pull-ups if hibernate is used.)
A
ARDY
I
Hardware Ready Control
AOE
O
Output Enable
A
ARE
ORead Enable
A
AWE
OWrite Enable
A
Synchronous Memory Control
SRAS
O
Row Address Strobe
A
SCAS
O
Column Address Strobe
A
SWE
OWrite Enable
A
SCKE
O
Clock Enable(Requires a pull-down if hibernate with SDRAM self-refresh is
used.)
A
CLKOUT
O
Clock Output
B
SA10
O
A10 Pin
A
SMS
OBank Select
A
相关PDF资料
PDF描述
TPSD157M006Y0125 CAP TANT 150UF 6.3V 20% 2917
RW2-243.3D/H3/B CONV DC/DC 2W 18-36VIN +/-3.3V
AMC26DREN CONN EDGECARD 52POS .100 EYELET
ACC40DREN CONN EDGECARD 80POS .100 EYELET
RCC05DRYH CONN EDGECARD 10POS DIP .100 SLD
相关代理商/技术参数
参数描述
ADSP-BF537BBCZ-5AV 制造商:Analog Devices 功能描述:Digital Signal Processor IC
ADSP-BF537BBCZ5AVX 制造商:Analog Devices 功能描述:- Trays
ADSP-BF537BBCZ-5AVX 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
ADSP-BF537BBCZ-5AX 制造商:Analog Devices 功能描述:182-MBGA PB-FREE - Trays
ADSP-BF537BBCZ-5B 功能描述:IC DSP CTLR 16BIT 208CSPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:Blackfin® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘