- 您现在的位置：买卖IC网 > PDF目录19370 > ADSP-TS101SAB2-100 (Analog Devices Inc)IC DSP CONTROLLER 6MBIT 484 BGA PDF资料下载
参数资料
| 型号： | ADSP-TS101SAB2-100 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 6/48页 |
| 文件大小： | 0K |
| 描述： | IC DSP CONTROLLER 6MBIT 484 BGA |
| 标准包装： | 1 |
| 系列： | TigerSHARC® |
| 类型： | 定点/浮点 |
| 接口： | 主机接口，连接端口，多处理器 |
| 时钟速率： | 300MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 768kB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.20V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 484-BFBGA |
| 供应商设备封装： | 484-PBGA（19x19） |
| 包装： | 托盘 |
| 其它名称： | ADSP-TS101SAB2100 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
Rev. C
|
Page 14 of 48
|
May 2009
ADSP-TS101S
MSH
O/T (pu
3)
nc
Memory Select Host. MSH is asserted whenever the DSP accesses the host address space
(ADDR31:28
0b0000). MSH is a decoded memory address pin that changes concurrently with
ADDR pins. In a multiprocessor system, the bus master DSP drives MSH.
BRST2
I/O/T (pu3)
nc
Burst. The current bus master (DSP or host) asserts this pin to indicate that it is reading or writing
data associated with consecutive addresses. A slave device can ignore addresses after the first
one and increment an internal address counter after each transfer. For host-to-DSP burst
accesses, the DSP increments the address automatically while BRST is asserted.
1 The address and data buses may float for several cycles during bus mastership transitions between a TigerSHARC processor and a host. Floating in this case means that these
inputs are not driven by any source and that dc-biased terminations are not present. It is not necessary to add pull-ups as there are no reliability issues and the worst-case
power consumption for these floating inputs is negligible. Unconnected address pins may require pull-ups or pull-downs to avoid erroneous slave accesses, depending on
the system. Unconnected data pins may be left floating.
2 The internal pull-up may not be sufficient. A stronger pull-up may be necessary.
3 See Electrical Characteristics on Page 20 for maximum and minimum current consumption for pull-up and pull-down resistances.
4 The internal pull-down may not be sufficient. A stronger pull-down may be necessary.
Table 6. Pin Definitions—External Port Arbitration
Signal
Type
Term
Description
BR7–0
I/O
epu
Multiprocessing Bus Request Pins. Used by the DSPs in a multiprocessor system to arbitrate for
bus mastership. Each DSP drives its own BRx line (corresponding to the value of its ID2–0 inputs)
and monitors all others. In systems with fewer than eight DSPs, set the unused BRx pins high.
ID2–0
1
I (pd
2)
au
Multiprocessor ID. Indicates the DSP’s ID. From the ID, the DSP determines its order in a multi-
processor system. These pins also indicate to the DSP which bus request (BR0–BR7) to assert
when requesting the bus: 000 = BR0, 001 = BR1, 010 = BR2, 011 = BR3, 100 = BR4, 101 = BR5,
110 = BR6, or 111 = BR7. ID2–0 must have a constant value during system operation and can
change during reset only.
BM
O (pd
au
Bus Master. The current bus master DSP asserts BM. For debugging only. At reset this is a strap
pin. For more information, see Table 16 on Page 19.
BOFF
I
epu
Back Off. A deadlock situation can occur when the host and a DSP try to read from each other’s
bus at the same time. When deadlock occurs, the host can assert BOFF to force the DSP to
relinquish the bus before completing its outstanding transaction, but only if the outstanding
transaction is to host memory space (MSH).
BUSLOCK
3
O/T (pu
2)
nc
Bus Lock Indication. Provides an indication that the current bus master has locked the bus.
HBR
I
epu
Host Bus Request. A host must assert HBR to request control of the DSP’s external bus. When
HBR is asserted in a multiprocessing system, the bus master relinquishes the bus and asserts
HBG once the outstanding transaction is finished.
Type column symbols: A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply;
pd = internal pull-down approximately 100 k; pu = internal pull-up approximately 100 k; T = three-state
Term (for termination) column symbols: epd = external pull-down approximately 10 k to VSS; epu = external pull-up approximately 10 k
to VDD-IO, nc = not connected; au = always used.
Table 5. Pin Definitions—External Port Bus Controls (Continued)
Signal
Type
Term
Description
Type column symbols: A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply;
pd = internal pull-down approximately 100 k; pu = internal pull-up approximately 100 k; T = three-state
Term (for termination) column symbols: epd = external pull-down approximately 10 k to VSS; epu = external pull-up approximately 10 k
to VDD-IO, nc = not connected; au = always used.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B34-CY-S | CONVERTER MOD DC/DC 48V 50W |
| ATFC-0402-1N0-BT | INDUCTOR THIN FILM 1.0NH 0402 |
| ADSP-TS201SABPZ050 | IC PROCESSOR 500MHZ 576BGA |
| TAJY475M050RNJ | CAP TANT 4.7UF 50V 20% 2917 |
| VE-B33-CY-S | CONVERTER MOD DC/DC 24V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-TS101SAB2Z000 | 功能描述:IC DSP FLOAT/FIXED 250MHZ 484BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:TigerSHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-TS101SAB2Z100 | 功能描述:IC DSP CTRLR 6MBIT 300MHZ 484BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:TigerSHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C，McASP，McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA，FCBGA 供应商设备封装:548-FCBGA（27x27） 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-TS201SABP-050 | 功能描述:IC PROCESSOR 500MHZ 576BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:TigerSHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-TS201SABP-060 | 功能描述:IC PROCESSOR 600MHZ 576BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:TigerSHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-TS201SABP-10X | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。