收藏本站
参数资料
型号： ADUC7022BCPZ32
厂商： Analog Devices Inc
文件页数： 48/104页
文件大小： 0K
描述： IC MCU FLSH 32K ANLG I/O 40LFCSP
产品培训模块： ARM7 Applications & Tools
Intro to ARM7 Core & Microconverters
标准包装： 1
系列： MicroConverter® ADuC7xxx
核心处理器： ARM7
芯体尺寸： 16/32-位
速度： 44MHz
连通性： EBI/EMI，I²C，SPI，UART/USART
外围设备： PLA，PWM，PSM，温度传感器，WDT
输入/输出数： 13
程序存储器容量： 32KB（16K x 16）
程序存储器类型： 闪存
RAM 容量： 1K x 32
电压 - 电源 (Vcc/Vdd)： 2.7 V ~ 3.6 V
数据转换器： A/D 10x12b
振荡器型： 内部
工作温度： -40°C ~ 125°C
封装/外壳： 40-VFQFN 裸露焊盘，CSP
包装： 托盘
ADuC7019/20/21/22/24/25/26/27/28/29
Data Sheet
Rev. F | Page 48 of 104
Table 22. ADCCN MMR Bit Designation
Bit
Value
Description
7:5
Reserved.
4:0
Negative channel selection bits.
00000
ADC0.
00001
ADC1.
00010
ADC2.
00011
ADC3.
00100
ADC4.
00101
ADC5.
00110
ADC6.
00111
ADC7.
01000
ADC8.
01001
ADC9.
01010
ADC10.
01011
ADC11.
01100
DAC0/ADC12.
01101
DAC1/ADC13.
01110
DAC2/ADC14.
01111
DAC3/ADC15.
10000
Internal reference (self-diagnostic feature).
Others
Reserved.
Table 23. ADCSTA Register
Name
Address
Default Value
Access
ADCSTA
0xFFFF050C
0x00
R
ADCSTA is an ADC status register that indicates when an ADC
conversion result is ready. The ADCSTA register contains only
one bit, ADCReady (Bit 0), representing the status of the ADC.
This bit is set at the end of an ADC conversion, generating an
ADC interrupt. It is cleared automatically by reading the
ADCDAT MMR. When the ADC is performing a conversion,
the status of the ADC can be read externally via the ADCBUSY
pin. This pin is high during a conversion. When the conversion
is finished, ADCBUSY goes back low. This information can be
available on P0.5 (see the General-Purpose Input/Output
section) if enabled in the ADCCON register.
Table 24. ADCDAT Register
Name
Address
Default Value
Access
ADCDAT
0xFFFF0510
0x00000000
R
ADCDAT is an ADC data result register. It holds the 12-bit
ADC result as shown in Figure 51.
Table 25. ADCRST Register
Name
Address
Default Value
Access
ADCRST
0xFFFF0514
0x00
R/W
ADCRST resets the digital interface of the ADC. Writing any value
to this register resets all the ADC registers to their default values.
Table 26. ADCGN Register
Name
Address
Default Value
Access
ADCGN
0xFFFF0530
0x0200
R/W
ADCGN is a 10-bit gain calibration register.
Table 27. ADCOF Register
Name
Address
Default Value
Access
ADCOF
0xFFFF0534
0x0200
R/W
ADCOF is a 10-bit offset calibration register.
CONVERTER OPERATION
The ADC incorporates a successive approximation (SAR)
architecture involving a charge-sampled input stage. This
architecture can operate in three modes: differential, pseudo
differential, and single-ended.
Differential Mode
The ADuC7019/20/21/22/24/25/26/27/28/29 each contain a
successive approximation ADC based on two capacitive DACs.
Figure 54 and Figure 55 show simplified schematics of the ADC
in acquisition and conversion phase, respectively. The ADC
comprises control logic, a SAR, and two capacitive DACs. In
Figure 54 (the acquisition phase), SW3 is closed and SW1 and
SW2 are in Position A. The comparator is held in a balanced
condition, and the sampling capacitor arrays acquire the
differential signal on the input.
04955-
017
CAPACITIVE
DAC
CAPACITIVE
DAC
CONTROL
LOGIC
COMPARATOR
SW3
SW1
A
B
SW2
CS
VREF
AIN0
AIN11
MUX
CHANNEL+
CHANNEL–
Figure 54. ADC Acquisition Phase
When the ADC starts a conversion, as shown in Figure 55, SW3
opens, and then SW1 and SW2 move to Position B. This causes
the comparator to become unbalanced. Both inputs are discon-
nected once the conversion begins. The control logic and the
charge redistribution DACs are used to add and subtract fixed
amounts of charge from the sampling capacitor arrays to bring
the comparator back into a balanced condition. When the
comparator is rebalanced, the conversion is complete. The
control logic generates the ADC output code. The output
impedances of the sources driving the VIN+ and VIN– input
voltage pins must be matched; otherwise, the two inputs have
different settling times, resulting in errors.
04955-
018
CAPACITIVE
DAC
CAPACITIVE
DAC
CONTROL
LOGIC
COMPARATOR
SW3
SW1
A
B
SW2
CS
VREF
AIN0
AIN11
MUX
CHANNEL+
CHANNEL–
Figure 55. ADC Conversion Phase
相关PDF资料
PDF描述
VE-BTJ-IX-F1 CONVERTER MOD DC/DC 36V 75W
ADUC7023BCPZ62I IC MCU 12BIT 62KB FLASH 32LFCSP
D38999/26MB98HN CONN PLUG 6POS STRAIGHT W/PINS
VE-B7L-IW-F1 CONVERTER MOD DC/DC 28V 100W
AT89LP51-20PU MCU 8051 4K FLASH 20MHZ
相关代理商/技术参数
参数描述
ADUC7022BCPZ32-RL 功能描述:IC MCU 12BIT 1MSPS UART 40-LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 标准包装:38 系列:Encore!® XP® 核心处理器:eZ8 芯体尺寸:8-位 速度:5MHz 连通性:IrDA，UART/USART 外围设备:欠压检测/复位，LED，POR，PWM，WDT 输入/输出数:16 程序存储器容量:4KB（4K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 3.6 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 包装:管件 其它名称:269-4116Z8F0413SH005EG-ND
ADUC7022BCPZ32-RL7 制造商:Analog Devices 功能描述:MCU 16-bit/32-bit ADuC7xxx ARM7TDMI RISC 32KB Flash 3.3V 40-Pin LFCSP EP T/R
ADUC7022BCPZ62 功能描述:IC MCU FLSH 62K ANLG I/O 40LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 标准包装:250 系列:LPC11Uxx 核心处理器:ARM? Cortex?-M0 芯体尺寸:32-位 速度:50MHz 连通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外围设备:欠压检测/复位，POR，WDT 输入/输出数:40 程序存储器容量:96KB（96K x 8） 程序存储器类型:闪存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):1.8 V ~ 3.6 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:48-LQFP 包装:托盘 其它名称:568-9587
ADUC7022BCPZ62-RL 制造商:Analog Devices 功能描述:MCU 16-Bit/32-Bit ADuC7xxx ARM7TDMI RISC 62KB Flash 3.3V 40-Pin LFCSP EP T/R
ADUC7022BCPZ62-RL7 功能描述:IC MSU 12BIT 1MSPS UART 40-LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 标准包装:38 系列:Encore!® XP® 核心处理器:eZ8 芯体尺寸:8-位 速度:5MHz 连通性:IrDA，UART/USART 外围设备:欠压检测/复位，LED，POR，PWM，WDT 输入/输出数:16 程序存储器容量:4KB（4K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 3.6 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 包装:管件 其它名称:269-4116Z8F0413SH005EG-ND
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*