- 您现在的位置：买卖IC网 > PDF目录165355 > ADUC812BCPZ-REEL (ANALOG DEVICES INC) 8-BIT, FLASH, 11.0592 MHz, MICROCONTROLLER, PQCC56 PDF资料下载
参数资料
| 型号： | ADUC812BCPZ-REEL |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 11.0592 MHz, MICROCONTROLLER, PQCC56 |
| 封装： | LEAD FRAME, CSP-56 |
| 文件页数： | 13/60页 |
| 文件大小： | 1276K |
| 代理商： | ADUC812BCPZ-REEL |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
REV. E
ADuC812
–20–
ECON—Flash/EE Memory Control SFR
This SFR acts as a command interpreter and may be written
with one of five command modes to enable various read, pro-
gram, and erase cycles as detailed in Table VII.
Table VII. ECON—Flash/EE Memory Control Register
Command Modes
Command Byte
Command Mode
01H
READ COMMAND
Results in four bytes being read into
EDATA1–4 from memory page address
contained in EADRL.
02H
PROGRAM COMMAND
Results in four bytes (EDATA1–4) being
written to memory page address in EADRL.
This write command assumes the designated
“write” page has been pre-erased.
03H
RESERVED FOR INTERNAL USE
03H should not be written to the
ECON SFR.
04H
VERIFY COMMAND
Allows the user to verify if data in EDATA1–4
is contained in page address designated by
EADRL.
A subsequent read of the ECON SFR will
result in a zero being read if the verification
is valid; a nonzero value will be read to
indicate an invalid verification.
05H
ERASE COMMAND
Results in an erase of the 4-byte page
designated in EADRL.
06H
ERASE-ALL COMMAND
Results in erase of the full Flash/EE data
memory 160-page (640 bytes) array.
07H to FFH
RESERVED COMMANDS
Commands reserved for future use.
Flash/EE Memory Timing
The typical program/erase times for the Flash/EE data
memory are:
Erase Full Array (640 Bytes) – 20 ms
Erase Single Page (4 Bytes)
– 20 ms
Program Page (4 Bytes)
– 250 s
Read Page (4 Bytes)
– Within Single Instruction Cycle
Flash/EE erase and program timing is derived from the master
clock. When using a master clock frequency of 11.0592 MHz, it
is not necessary to write to the ETIM registers at all. However,
when operating at other master clock frequencies (fCLK), you
must change the values of ETIM1 and ETIM2 to avoid degrad-
ing data Flash/EE endurance and retention. ETIM1 and ETIM2
form a 16-bit word, ETIM2 being the high byte and ETIM1 the
low byte. The value of this 16-bit word must be set as follows to
ensure optimum data Flash/EE endurance and retention.
ETIM2, ETIM1 = 100 s
× fCLK
ETIM3 should always remain at its default value of 201 dec/C9 hex.
Using the Flash/EE Memory Interface
As with all Flash/EE memory architectures, the array can be pro-
grammed in system at a byte level, although it must be erased
first, the erasure being performed in page blocks (4-byte pages
in this case).
A typical access to the Flash/EE array will involve setting up the
page address to be accessed in the EADRL SFR, configuring the
EDATA1–4 with data to be programmed to the array (the
EDATA SFRs will not be written for read accesses), and finally
writing the ECON command word that initiates one of the six
modes shown in Table VII. It should be noted that a given
mode of operation is initiated as soon as the command word is
written to the ECON SFR. The core microcontroller operation
on the ADuC812 is idled until the requested Program/Read or
Erase mode is completed.
In practice, this means that even though the Flash/EE memory
mode of operation is typically initiated with a two-machine cycle
MOV instruction (to write to the ECON SFR), the next instruction
will not be executed until the Flash/EE operation is complete
(250 s or 20 ms later). This means that the core will not respond
to Interrupt requests until the Flash/EE operation is complete,
although the core peripheral functions like Counter/Timers will
continue to count and time as configured throughout this pseudo-
idle period.
Erase-All
Although the 640-byte user Flash/EE array is shipped from the
factory pre-erased, i.e., byte locations set to FFH, it is nonetheless
good programming practice to include an erase-all routine as
part of any configuration/setup code running on the ADuC812.
An ERASE-ALL command consists of writing 06H to the
ECON SFR, which initiates an erase of all 640 byte locations in
the Flash/EE array. This command coded in 8051 assembly
would appear as:
MOV ECON, #06H
; Erase all Command
; 20 ms Duration
Program a Byte
In general terms, a byte in the Flash/EE array can only be pro-
grammed if it has previously been erased. To be more specific, a
byte can only be programmed if it already holds the value FFH.
Because of the Flash/EE architecture, this erasure must happen
at a page level; therefore, a minimum of four bytes (1 page) will
be erased when an erase command is initiated. A more specific
example of the Program-Byte process is shown below. In this
example, the user writes F3H into the second byte on Page 03H
of the Flash/EE data memory space while preserving the other
three bytes already in this page. As the user is only required to
modify one of the page bytes, the full page must be first read so that
this page can then be erased without the existing data being lost.
This example, coded in 8051 assembly, would appear as:
MOV
EADRL, #03H
; Set Page Address Pointer
MOV
ECON, #01H
; Read Page
MOV
EDATA2, #0F3H
; Write New Byte
MOV
ECON, #05H
; Erase Page
MOV
ECON, #02H
; Write Page (Program
Flash/EE)
相关PDF资料 |
PDF描述 |
|---|---|
| ADUM1510BRWZ | SPECIALTY ANALOG CIRCUIT, PDSO16 |
| ADUM3210ARZ-RL7 | SPECIALTY ANALOG CIRCUIT, PDSO8 |
| AE101SD1AB | TOGGLE SWITCH, SPDT, LATCHED, 0.02A, 20VDC, THROUGH HOLE-RIGHT ANGLE |
| AE103MD1CB | TOGGLE SWITCH, SPDT, MOMENTARY, 0.02A, 20VDC, THROUGH HOLE-STRAIGHT |
| AE235RAA2N0JSW | 1 ELEMENT, 0.002 uH, CERAMIC-CORE, GENERAL PURPOSE INDUCTOR, SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADUC812BS | 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 8KB Flash 3.3V/5V 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 8KB FLASH 16MHZ 3.3/5V 52MQFP - Bulk 制造商:Analog Devices 功能描述:8BIT MCU +12BIT ADC MQFP52 812 制造商:Analog Devices 功能描述:Data Acquisition System, 8 Channel, 12 Bit, 52 Pin, Plastic, QFP |
| ADUC812BS | 制造商:Analog Devices 功能描述:12-BIT ADC WITH EMBEDDED |
| aduc812bs-01 | 制造商:Analog Devices 功能描述: |
| ADUC812BS-REEL | 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 8KB Flash 3.3V/5V 52-Pin MQFP T/R |
| ADUC812BSZ | 功能描述:IC ADC 12BIT MULTICH MCU 52-MQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 标准包装:250 系列:56F8xxx 核心处理器:56800E 芯体尺寸:16-位 速度:60MHz 连通性:CAN，SCI，SPI 外围设备:POR，PWM，温度传感器，WDT 输入/输出数:21 程序存储器容量:40KB（20K x 16） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:6K x 16 电压 - 电源 (Vcc/Vdd):2.25 V ~ 3.6 V 数据转换器:A/D 6x12b 振荡器型:内部 工作温度:-40°C ~ 125°C 封装/外壳:48-LQFP 包装:托盘 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
发布紧急采购，3分钟左右您将得到回复。