参数资料
型号: AGLE600V2-FG256
厂商: Microsemi SoC
文件页数: 8/166页
文件大小: 0K
描述: IC FPGA 1KB FLASH 600K 256-FBGA
标准包装: 90
系列: IGLOOe
逻辑元件/单元数: 13824
RAM 位总计: 110592
输入/输出数: 165
门数: 600000
电源电压: 1.14 V ~ 1.575 V
安装类型: 表面贴装
工作温度: 0°C ~ 70°C
封装/外壳: 256-LBGA
供应商设备封装: 256-FPBGA(17x17)
IGLOOe Low Power Flash FPGAs
Revision 13
2-91
Clock Conditioning Circuits
CCC Electrical Specifications
Timing Characteristics
Table 2-143 IGLOOe CCC/PLL Specification
For IGLOOe V2 or V5 Devices, 1.5 V DC Core Supply Voltage
Parameter
Min.
Typ.
Max.
Units
Clock Conditioning Circuitry Input Frequency fIN_CCC
1.5
250
MHz
Clock Conditioning Circuitry Output Frequency fOUT_CCC
0.75
250
MHz
Serial Clock (SCLK) for Dynamic PLL1
100
MHz
Delay Increments in Programmable Delay Blocks 2, 3
3604
ps
Number of Programmable Values in Each Programmable Delay
Block
32
ns
Input Cycle-to-Cycle Jitter (peak magnitude)
1
CCC Output Peak-to-Peak Period Jitter FCCC_OUT
Max Peak-to-Peak Period Jitter
1 Global
Network
Used
External
FB Used
3 Global
Networks
Used
0.75 MHz to 24 MHz
0.50%
0.75%
0.70%
24 MHz to 100 MHz
1.00%
1.50%
1.20%
100 MHz to 250 MHz
2.50%
3.75%
2.75%
Acquisition Time
LockControl = 0
300
s
LockControl = 1
6.0
ms
Tracking Jitter5
LockControl = 0
2.5
ns
LockControl = 1
1.5
ns
Output Duty Cycle
48.5
51.5
%
Delay Range in Block: Programmable Delay 1 2, 3, 6
1.25
15.65
ns
Delay Range in Block: Programmable Delay 2 2, 3, 6
0.469
15.65
ns
Delay Range in Block: Fixed Delay 2, 3
3.5
ns
Notes:
1. Maximum value obtained for a Std. speed grade device in Worst Case Commercial Conditions. For specific junction
temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
2. This delay is a function of voltage and temperature. See Table 2-6 on page 2-6 and Table 2-7 on page 2-6 for deratings.
3. TJ = 25°C, VCC = 1.5 V
4. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay
increments are available. Refer to the Libero SoC Online Help associated with the core for more information.
5. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock
edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter
parameter.
6. For definitions of Type 1 and Type 2, refer to the PLL Block Diagram in the "Clock Conditioning Circuits in IGLOO and
ProASIC3 Devices" chapter of the IGLOOe FPGA Fabric User’s Guide.
相关PDF资料
PDF描述
AGLE600V2-FGG256 IC FPGA 1KB FLASH 600K 256-FBGA
RMA50DTKI-S288 CONN EDGECARD 100POS .125 EXTEND
RMM36DTAN CONN EDGECARD 72POS R/A .156 SLD
RMM36DTAH CONN EDGECARD 72POS R/A .156 SLD
M1A3P1000-FG144I IC FPGA M1 1KB FLASH 1M 144FPGA
相关代理商/技术参数
参数描述
AGLE600V2-FG256I 功能描述:IC FPGA 1KB FLASH 600K 256-FBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:IGLOOe 产品培训模块:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色产品:Cyclone? IV FPGAs 标准包装:60 系列:CYCLONE® IV GX LAB/CLB数:9360 逻辑元件/单元数:149760 RAM 位总计:6635520 输入/输出数:270 门数:- 电源电压:1.16 V ~ 1.24 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:484-BGA 供应商设备封装:484-FBGA(23x23)
AGLE600V2-FG484 功能描述:IC FPGA 1KB FLASH 600K 484-FBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:IGLOOe 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA(27X27)
AGLE600V2-FG484I 功能描述:IC FPGA 1KB FLASH 600K 484-FBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:IGLOOe 产品培训模块:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色产品:Cyclone? IV FPGAs 标准包装:60 系列:CYCLONE® IV GX LAB/CLB数:9360 逻辑元件/单元数:149760 RAM 位总计:6635520 输入/输出数:270 门数:- 电源电压:1.16 V ~ 1.24 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:484-BGA 供应商设备封装:484-FBGA(23x23)
AGLE600V2-FG896 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology
AGLE600V2-FG896ES 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology