参数资料
型号: AGLN125V2-CSG81
厂商: Microsemi SoC
文件页数: 66/150页
文件大小: 0K
描述: IC FPGA NANO 1KB 125K 81-CSP
标准包装: 640
系列: IGLOO nano
逻辑元件/单元数: 3072
RAM 位总计: 36864
输入/输出数: 60
门数: 125000
电源电压: 1.14 V ~ 1.575 V
安装类型: 表面贴装
工作温度: -20°C ~ 70°C
封装/外壳: 81-WFBGA,CSBGA
供应商设备封装: 81-CSP(5x5)
IGLOO nano DC and Switching Characteristics
2-6
Revision 17
Thermal Characteristics
Introduction
The temperature variable in the Microsemi Designer software refers to the junction temperature, not the
ambient temperature. This is an important distinction because dynamic and static power consumption
cause the chip junction temperature to be higher than the ambient temperature.
EQ 1 can be used to calculate junction temperature.
TJ = Junction Temperature = T + TA
EQ 1
where:
TA = Ambient temperature
T = Temperature gradient between junction (silicon) and ambient T = ja * P
ja = Junction-to-ambient of the package. ja numbers are located in Figure 2-5.
P = Power dissipation
Package Thermal Characteristics
The device junction-to-case thermal resistivity is
jc and the junction-to-ambient air thermal resistivity is
ja. The thermal characteristics for ja are shown for two air flow rates. The maximum operating junction
temperature is 100°C. EQ 2 shows a sample calculation of the maximum operating power dissipation
allowed for a 484-pin FBGA package at commercial temperature and in still air.
EQ 2
Temperature and Voltage Derating Factors
Maximum Power Allowed
Max. junction temp. (
C) Max. ambient temp. (C)
ja(C/W)
------------------------------------------------------------------------------------------------------------------------------------------
100
C70C
20.5°C/W
-------------------------------------
1.46 W
=
Table 2-5
Package Thermal Resistivities
Package Type
Pin
Count
jc
ja
Units
Still Air
200 ft./
min.
500 ft./
min.
Chip Scale Package (CSP)
36
TBD
C/W
81
TBD
C/W
Quad Flat No Lead (QFN)
48
TBD
C/W
68
TBD
C/W
100
TBD
C/W
Very Thin Quad Flat Pack (VQFP)
100
10.0
35.3
29.4
27.1
C/W
Table 2-6
Temperature and Voltage Derating Factors for Timing Delays (normalized to TJ = 70°C,
VCC = 1.425 V)
For IGLOO nano V2 or V5 Devices, 1.5 V DC Core Supply Voltage
Array Voltage
VCC (V)
Junction Temperature (°C)
–40°C
–20°C
0°C
25°C
70°C
85°C
100°C
1.425
0.947
0.956
0.965
0.978
1.000
1.009
1.013
1.5
0.875
0.883
0.892
0.904
0.925
0.932
0.937
1.575
0.821
0.829
0.837
0.848
0.868
0.875
0.879
相关PDF资料
PDF描述
RMC50DRTH-S93 CONN EDGECARD 100PS DIP .100 SLD
HMC44DRTN-S93 CONN EDGECARD 88POS DIP .100 SLD
HMC44DRTH-S93 CONN EDGECARD 88POS DIP .100 SLD
HMC44DREN-S93 CONN EDGECARD 88POS .100 EYELET
BR24T64NUX-WTR IC EEPROM I2C 64K 400KHZ 8-VSON
相关代理商/技术参数
参数描述
AGLN125V2-CSG81I 功能描述:IC FPGA NANO 1KB 125K 81-CSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:IGLOO nano 标准包装:152 系列:IGLOO PLUS LAB/CLB数:- 逻辑元件/单元数:792 RAM 位总计:- 输入/输出数:120 门数:30000 电源电压:1.14 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 85°C 封装/外壳:289-TFBGA,CSBGA 供应商设备封装:289-CSP(14x14)
AGLN125V2-CSG81Y 制造商:Microsemi Corporation 功能描述:Res Thick Film NET 2K Ohm 5% 7/20W ±300ppm/°C ISOL Ceramic 14-Pin Flat Flat SMD Tube
AGLN125V2-DIELOT 制造商:Microsemi Corporation 功能描述:AGLN125V2-DIELOT - Gel-pak, waffle pack, wafer, diced wafer on film
AGLN125V2-QNG100 制造商:Microsemi Corporation 功能描述:FPGA IGLOO NANO 125K GATES COMM 130NM 1.2V/1.5V 100QFN - Trays
AGLN125V2-QNG100I 制造商:Microsemi Corporation 功能描述:FPGA IGLOO NANO 125K GATES IND 130NM 1.2V/1.5V 100QFN - Trays