收藏本站
参数资料
型号： AGLP125V5-CS281
元件分类： FPGA
英文描述： FPGA, 3120 CLBS, 125000 GATES, PBGA281
封装： 10 X 10 MM, 1.05 MM HEIGHT, 0.5 MM PITCH, CSP-281
文件页数： 29/128页
文件大小： 4383K
代理商： AGLP125V5-CS281
Datasheet Information
4- 4
R ev isio n 1 1
Revision 4 (Jul 2008)
Product Brief v1.1
DC and Switching
Characteristics
Advance v0.3
As a result of the Libero IDE v8.4 release, Actel now offers a wide range of core
voltage support. The document was updated to change 1.2 V / 1.5 V to 1.2 V to
1.5 V.
N/A
Revision 3 (Jun 2008)
DC and Switching
Characteristics
Advance v0.2
Tables have been updated to reflect default values in the software. The default
I/O capacitance is 5 pF. Tables have been updated to include the LVCMOS 1.2 V
I/O set.
N/A
Table note 3 was updated in Table 2-2 Recommended Operating Conditions1,2
to add the sentence, "VCCI should be at the same voltage within a given I/O
bank." References to table notes 5, 6, 7, and 8 were added. Reference to table
note 3 was removed from VPUMP Operation and placed next to VCC.
2-2
Table 2-4 Overshoot and Undershoot Limits 1 was revised to remove "as
measured on quiet I/Os" from the title. Table note 2 was revised to remove
"estimated SSO density over cycles." Table note 3 was deleted.
2-3
The table note for Table 2-9 Quiescent Supply Current (IDD) Characteristics,
IGLOO PLUS Flash*Freeze Mode* to remove the sentence stating that values do
not include I/O static contribution.
2-7
The table note for Table 2-10 Quiescent Supply Current (IDD) Characteristics,
IGLOO PLUS Sleep Mode* was updated to remove VJTAG and VCCI and the
statement that values do not include I/O static contribution.
2-7
The table note for Table 2-11 Quiescent Supply Current (IDD) Characteristics,
IGLOO PLUS Shutdown Mode was updated to remove the statement that values
do not include I/O static contribution.
2-8
Note 2 of Table 2-12 Quiescent Supply Current (IDD), No IGLOO PLUS
Flash*Freeze Mode 1 was updated to include VCCPLL. Table note 4 was deleted.
2-8
Table 2-13 Summary of I/O Input Buffer Power (per pin) – Default I/O Software
Settings and Table 2-14 Summary of I/O Output Buffer Power (per pin) – Default
I/O Software Settings1 were updated to remove static power. The table notes
were updated to reflect that power was measured on VCCI. Table note 2 was
added to Table 2-13 Summary of I/O Input Buffer Power (per pin) – Default I/O
Software Settings.
2-9, 2-9
Table 2-16 Different Components Contributing to the Static Power Consumption
in IGLOO PLUS Devices and Table 2-18 Different Components Contributing to
the Static Power Consumption in IGLOO PLUS Devices were updated to change
the definition for PDC5 from bank static power to bank quiescent power. Table
subtitles were added for Table 2-16 Different Components Contributing to the
Static Power Consumption in IGLOO PLUS Devices, Table 2-17 Different
Components Contributing to Dynamic Power Consumption in IGLOO PLUS
Devices, and Table 2-18 Different Components Contributing to the Static Power
Consumption in IGLOO PLUS Devices.
2-11,
2-12
The "Total Static Power Consumption—PSTAT" section was revised.
2-12
Table 2-32 Schmitt Trigger Input Hysteresis is new.
2-26
Packaging v1.3
The "281-Pin CSP" package drawing is new.
3-13
The "281-Pin CSP" table for the AGLP125 device is new.
3-13
Revision
Changes
Page
相关PDF资料
PDF描述
AGLP125V5-CS289I FPGA, 3120 CLBS, 125000 GATES, PBGA289
AGLP125V5-CS289 FPGA, 3120 CLBS, 125000 GATES, PBGA289
AGLP125V5-CSG281I FPGA, 3120 CLBS, 125000 GATES, PBGA281
AGLP125V5-CSG281 FPGA, 3120 CLBS, 125000 GATES, PBGA281
AGLP125V5-CSG289I FPGA, 3120 CLBS, 125000 GATES, PBGA289
相关代理商/技术参数
参数描述
AGLP125V5-CS281I 功能描述:IC FPGA IGLOO PLUS 125K 281-CSP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:IGLOO PLUS 标准包装:90 系列:ProASIC3 LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:36864 输入/输出数:157 门数:250000 电源电压:1.425 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 125°C 封装/外壳:256-LBGA 供应商设备封装:256-FPBGA（17x17）
AGLP125-V5CS289 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology
AGLP125V5-CS289 功能描述:IC FPGA IGLOO PLUS 125K 289-CSP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:IGLOO PLUS 标准包装:152 系列:IGLOO PLUS LAB/CLB数:- 逻辑元件/单元数:792 RAM 位总计:- 输入/输出数:120 门数:30000 电源电压:1.14 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 85°C 封装/外壳:289-TFBGA，CSBGA 供应商设备封装:289-CSP（14x14）
AGLP125-V5CS289ES 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology
AGLP125-V5CS289I 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*