- 您现在的位置：买卖IC网 > PDF目录223346 > AM29BDS320GBD3VMF (SPANSION LLC) 2M X 16 FLASH 1.8V PROM, 70 ns, PBGA64 PDF资料下载
参数资料
| 型号： | AM29BDS320GBD3VMF |
| 厂商： | SPANSION LLC |
| 元件分类： | PROM |
| 英文描述： | 2M X 16 FLASH 1.8V PROM, 70 ns, PBGA64 |
| 封装： | 8 X 9 MM, 0.80 MM PITCH, FBGA-64 |
| 文件页数： | 7/75页 |
| 文件大小： | 1075K |
| 代理商： | AM29BDS320GBD3VMF |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页
May 15, 2007 27243B2
Am29BDS320G
13
Data
Sheet
Since the memory array is divided into four banks, each bank remains enabled
for read access until the command register contents are altered.
Address access time (tACC) is equal to the delay from stable addresses to valid
output data. The chip enable access time (tCE) is the delay from the stable ad-
dresses and stable CE# to valid data at the outputs. The output enable access
time (tOE) is the delay from the falling edge of OE# to valid data at the output.
The internal state machine is set for reading array data upon device power-up,
or after a hardware reset. This ensures that no spurious alteration of the memory
content occurs during the power transition.
Requirements for Synchronous (Burst) Read Operation
The device is capable of continuous sequential burst operation and linear burst
operation of a preset length. When the device first powers up, it is enabled for
asynchronous read operation.
Prior to entering burst mode, the system should determine how many wait states
are desired for the initial word (tIACC) of each burst access, what mode of burst
operation is desired, which edge of the clock will be the active clock edge, and
how the RDY signal will transition with valid data. The system would then write
the burst mode configuration register command sequence. See “Set Burst Mode
ther details.
Once the system has written the “Set Burst Mode Configuration Register” com-
mand sequence, the device is enabled for synchronous reads only.
The initial word is output tIACC after the active edge of the first CLK cycle. Sub-
sequent words are output tBACC after the active edge of each successive clock
cycle, which automatically increments the internal address counter. Note that the
device has a fixed internal address boundary that occurs every 64 words, starting
at address 00003Fh. During the time the device is outputting data at this fixed
internal address boundary (address 00003Fh, 00007Fh, 0000BFh, etc.), a two
cycle latency occurs before data appears for the next address (address 000040h,
000080h, 0000C0h, etc.). The RDY output indicates this condition to the system
by pulsing low. For standard handshaking devices, there is no two cycle latency
between 3Fh and 40h (or addresses offset from 3F and 40h by a multiple of 64).
See Table 10.
For reduced wait-state handshaking devices, if the address latched is 3Dh (or off-
set from 3Dh by a multiple of 64), an additional cycle latency occurs prior to the
initial access. If the address latched is 3Eh (or offset from 3Eh by a multiple of
64) two additional cycle latency occurs prior to the initial access and the 2 cycle
latency between 3Fh and 40h (or offset from 3Fh by a multiple of 64) will not oc-
cur. For 3Fh latched addresses (or offset from 3Fh by a multiple of 64) three
additional cycle latency occurs prior to the initial access and the 2 cycle latency
between 3Fh and 40h (or offset from these addresses by a multiple of 64) will not
occur.
The device will continue to output sequential burst data, wrapping around to ad-
dress 000000h after it reaches the highest addressable memory location, until
the system drives CE# high, RESET# low, or AVD# low in conjunction with a new
address. See Table 1, “Device Bus Operations,” on page 12.
If the host system crosses the bank boundary while reading in burst mode, and
the device is not programming or erasing, a two-cycle latency will occur as de-
scribed above in the subsequent bank. If the host system crosses the bank
相关PDF资料 |
PDF描述 |
|---|---|
| AM29BDS320GTC8VMF | 2M X 16 FLASH 1.8V PROM, 90 ns, PBGA64 |
| AM29DL163CB70RZCB | 2M X 8 FLASH 3V PROM, 70 ns, PDSO48 |
| AM29DL162CB120WCEB | 2M X 8 FLASH 3V PROM, 120 ns, PBGA48 |
| AM29DL162CB120EIN | 2M X 8 FLASH 3V PROM, 120 ns, PDSO48 |
| AM29DL162CT120EIB | 2M X 8 FLASH 3V PROM, 120 ns, PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AM29BDS643GT5KVAI | 制造商:Spansion 功能描述:FLASH PARALLEL 1.8V 64MBIT 4MX16 55NS 44FBGA - Trays |
| AM29BL802CB-65RZET | 制造商:Spansion 功能描述: |
| AM29C01WW WAF | 制造商:Advanced Micro Devices 功能描述: |
| AM29C10API | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM29C10AWW DIE | 制造商:Advanced Micro Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。