- 您现在的位置：买卖IC网 > PDF目录223348 > AM29LV400T-90RWAC (ADVANCED MICRO DEVICES INC) Ceramic Multilayer Capacitor; Capacitance:100pF; Capacitance Tolerance:+50, -20 %; Working Voltage, DC:100V; Dielectric Characteristic:NP0; Package/Case:1206; Series:W3F; Leaded Process Compatible:Yes PDF资料下载
参数资料
| 型号： | AM29LV400T-90RWAC |
| 厂商： | ADVANCED MICRO DEVICES INC |
| 元件分类： | PROM |
| 英文描述： | Ceramic Multilayer Capacitor; Capacitance:100pF; Capacitance Tolerance:+50, -20 %; Working Voltage, DC:100V; Dielectric Characteristic:NP0; Package/Case:1206; Series:W3F; Leaded Process Compatible:Yes |
| 中文描述： | 512K X 8 FLASH 3V PROM, 90 ns, PBGA48 |
| 封装： | 6 X 8 MM, 0.80 MM PITCH, FBGA-48 |
| 文件页数： | 4/40页 |
| 文件大小： | 519K |
| 代理商： | AM29LV400T-90RWAC |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
Am29LV400
12
PREL I M I N AR Y
Figure 1.
Temporary Sector Unprotect Operation
Hardware Data Protection
The command sequence requirement of unlock cycles
for programming or erasing provides data protection
against inadvertent writes (refer to Table 5 for com-
mand definitions). In addition, the following hardware
data protection measures prevent accidental erasure
or programming, which might otherwise be caused by
spurious system level signals during VCC power-up
and power-down transitions, or from system noise.
Low VCC Write Inhibit
When VCC is less than VLKO, the device does not ac-
cept any write cycles. This protects data during VCC
power-up and power-down. The command register and
all internal program/erase circuits are disabled, and the
device resets. Subsequent writes are ignored until VCC
is greater than VLKO. The system must provide the
proper signals to the control pins to prevent uninten-
tional writes when VCC is greater than VLKO.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE#, CE# or
WE# do not initiate a write cycle.
Logical Inhibit
Write cycles are inhibited by holding any one of OE# =
VIL, CE# = VIH or WE# = VIH. To initiate a write cycle,
CE# and WE# must be a logical zero while OE# is a
logical one.
Power-Up Write Inhibit
If WE# = CE# = VIL and OE# = VIH during power up, the
device does not accept commands on the rising edge
of WE#. The internal state machine is automatically
reset to reading array data on power-up.
START
Perform Erase or
Program Operations
RESET# = VIH
Temporary Sector
Unprotect Completed
(Note 2)
RESET# = VID
(Note 1)
Notes:
1. All protected sectors unprotected.
2. All previously protected sectors are protected once
again.
20514C-5
相关PDF资料 |
PDF描述 |
|---|---|
| AM29LV400B-90RWAC | 4 Megabit (512 K x 8-Bit/256 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory |
| Am29LV640DH90RZE | 8 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| Am29LV640DL90RZE | 8 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| Am29LV641DH90RZE | 8 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| Am29LV641DL90RZE | 8 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AM29LV640DH90REI | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 64MBIT 4MX16 90NS 48TSOP - Trays |
| AM29LV640DL90RZI | 制造商:Advanced Micro Devices 功能描述: |
| AM29LV640DU-90NI | 制造商:Advanced Micro Devices 功能描述: |
| AM29LV640DU90REI | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 64MBIT 4MX16 90NS 48TSOP - Trays |
| AM29LV640DU-90RWHIT | 制造商:Advanced Micro Devices 功能描述:63-BALL FINE-PITCH BALL GRID ARRAY (FBGA) 0.80 MM PITCH, 11 X 12 MM PACKAGE (FBE063) |
发布紧急采购，3分钟左右您将得到回复。