- 您现在的位置：买卖IC网 > PDF目录166217 > AM79Q062JC (ADVANCED MICRO DEVICES INC) A/MU-LAW, PCM CODEC, PQCC32 PDF资料下载
参数资料
| 型号： | AM79Q062JC |
| 厂商： | ADVANCED MICRO DEVICES INC |
| 元件分类： | 编解码器 |
| 英文描述： | A/MU-LAW, PCM CODEC, PQCC32 |
| 封装： | PLASTIC, LCC-32 |
| 文件页数： | 62/95页 |
| 文件大小： | 1399K |
| 代理商： | AM79Q062JC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页当前第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页
SLAC Products
65
For the 64-pin packages, this octet is defined as:
<---------------- Downstream SC Octet ------------------>
|<------------------- C/I Field ------------------->|
A: Channel Address Bit
0: Selects CH 1 as the downstream data destination
1: Selects CH 2 as the downstream data destination
C5x–CD2x, CD1x: Output bits 5–1 for CHx of the
channel selected by A. (32- and 44-pin packages)
C7x–C3x: SLIC output bits 7–3 of the channel selected
by A. (64-pin packages)
x = 1 or 2, the channel selected by A
If the QSLAC device’s programmable I/O ports, CD1,
CD2, and C3 are programmed for Input mode, then data
is obtained through the Upstream C/I channel.
Figure 16 shows the transmission protocol for the
downstream C/I. Whenever the received pattern of C/I
bits 6–1 is different from the pattern currently in the C/I
input register, the new pattern is loaded into a secondary
C/I register and a latch is set. When the next pattern is
received (in the following frame) while the latch is set,
the following rules apply:
1.
If the received pattern corresponds to the pattern in
the secondary register, the new pattern is loaded
into the C/I register for the addressed channel and
the latch is reset. The updated C/I register data
appears at the programmable I/O pins of the device
one frame (125
s) later if they are programmed as
outputs.
2.
If the received pattern is different from the pattern in
the secondary register and different from the pattern
currently in the C/I register, the newly received
pattern is loaded into the secondary C/I register and
the latch remains set. The data at the PI/O port
remains unchanged.
3.
If the received pattern is the same as the pattern
currently in the C/I register, the C/I register is
unchanged and the latch is reset.
Figure 16. Security Procedure for C/I Downstream Bytes
MSB
LSB
7
6
5
4
3
2
1
0
A
C7x
C6x
C5x
CD4x
CD3x
MR
MX
= I ?
Receive New
C/I Code
Yes
No
Store in S
Receive New
C/I Code
= S ?
Yes
Load C/I Register
with New Code
No
Yes
No
I: C/I Register Contents
S: C/I Secondary Register Contents
21108A-030
= I ?
相关PDF资料 |
PDF描述 |
|---|---|
| AM80A-048L-050P25 | 1-OUTPUT 125 W DC-DC REG PWR SUPPLY MODULE |
| AM8152BDC | SPECIALTY INTERFACE CIRCUIT, CDIP48 |
| AMB315218 | MOTION SENSOR, XSS |
| AMCY-ED12566/1 | 880 MHz - 915 MHz RF/MICROWAVE DOUBLE BALANCED MIXER |
| AMDL-250G | ACTIVE DELAY LINE, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AM79Q063VC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| AM79Q2241VC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| AM79Q2242JC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| AM79Q2243VC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| AM79Q4457 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Quad Subscriber Line Audio Processing Circuit-Non-Programmable (QSLAC-NP) Devices |
发布紧急采购，3分钟左右您将得到回复。