- 您现在的位置：买卖IC网 > PDF目录166217 > AM79Q062JC (ADVANCED MICRO DEVICES INC) A/MU-LAW, PCM CODEC, PQCC32 PDF资料下载
参数资料
| 型号： | AM79Q062JC |
| 厂商： | ADVANCED MICRO DEVICES INC |
| 元件分类： | 编解码器 |
| 英文描述： | A/MU-LAW, PCM CODEC, PQCC32 |
| 封装： | PLASTIC, LCC-32 |
| 文件页数： | 64/95页 |
| 文件大小： | 1399K |
| 代理商： | AM79Q062JC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页当前第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页
SLAC Products
67
s An inactive (high) MX and MR pair bit for two or more
consecutive frames shows an idle state on the
monitor channel and the end of message (EOM).
s Figure 17 shows that transmission is initiated by the
transition of the transmitter MX bit from the inactive
to the active state. The transition coincides with the
beginning of the first byte sent on the monitor
channel. The receiver acknowledges the first byte
by setting MR bit to active and keeping it active for
at least one more frame.
s The same byte is sent continuously in each of the
succeeding frames until either a new byte is
transmitted, the end of message, or an abort.
s Any false MX or MR bit received by the receiver
or transmitter leads to a request for abort or an
abort, respectively.
s The same data must be received in two consecutive
frames in order to be accepted by the receiver.
s A bus collision resolution mechanism is
implemented in the transmitter. Before a device can
send a monitor channel message, it must detect the
idle condition (MR and MX both high).
s Any abort command leads to a reset of any pending
commands in the QSLAC device. The device
remains in the previous configuration and is ready
to receive a new command.
s For maximum data transfer speed, the transmitter
anticipates the falling edge of the receiver’s
acknowledgment, as shown in Figure 17.
the operation of the monitor transmitter and receiver
sections in the QSLAC device.
MR
MXR
MR
MXR
Idle
MX = 1
1st Byte
MX = 0
nth Byte
ACK, MX = 1
Wait for
ACK, MX = 0
Wait
MX = 1
Abort
MX = 1
EOM
MX = 1
MR: MR bit received
MR: MR bit calculated and expected on the DU line
MXR: MX - bit sampled on the DU line
MR
RQT
MR
RQT
MR
RQT
MR
RQT
MR
RQT
MR + MXR
MR
MXR
Initial
State
Any State
CLS/ABT
Figure 18. Monitor Transmitter State Diagram
21108A-032
CLS: Collision within the monitor byte
RQT: Request for transmission from internal source
ABT: Abort request/indication
相关PDF资料 |
PDF描述 |
|---|---|
| AM80A-048L-050P25 | 1-OUTPUT 125 W DC-DC REG PWR SUPPLY MODULE |
| AM8152BDC | SPECIALTY INTERFACE CIRCUIT, CDIP48 |
| AMB315218 | MOTION SENSOR, XSS |
| AMCY-ED12566/1 | 880 MHz - 915 MHz RF/MICROWAVE DOUBLE BALANCED MIXER |
| AMDL-250G | ACTIVE DELAY LINE, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AM79Q063VC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| AM79Q2241VC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| AM79Q2242JC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| AM79Q2243VC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| AM79Q4457 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Quad Subscriber Line Audio Processing Circuit-Non-Programmable (QSLAC-NP) Devices |
发布紧急采购，3分钟左右您将得到回复。