参数资料
型号: AT25256AW-10SU-2.7
厂商: Atmel
文件页数: 10/24页
文件大小: 0K
描述: IC EEPROM 256KBIT 20MHZ 8SOIC
标准包装: 94
格式 - 存储器: EEPROMs - 串行
存储器类型: EEPROM
存储容量: 256K (32K x 8)
速度: 10MHz,20MHz
接口: SPI 3 线串行
电源电压: 2.7 V ~ 5.5 V
工作温度: -40°C ~ 85°C
封装/外壳: 8-SOIC(0.209",5.30mm 宽)
供应商设备封装: 8-SOIC
包装: 管件
其它名称: AT25256AW-10SU2.7
WRITE STATUS REGISTER (WRSR): The WRSR instruction allows the user to select one of
four levels of protection. The AT25128A/256A is divided into four array segments. Top quarter
(1/4), top half (1/2), or all of the memory segments can be protected. Any of the data within any
selected segment will therefore be read only. The block write protection levels and correspond-
ing status register control bits are shown in Table 3-4 .
The three bits, BP0, BP1, and WPEN are nonvolatile cells that have the same properties and
functions as the regular memory cells (e.g. WREN, t WC , RDSR).
Table 3-4.
Block Write Protect Bits
Status Register Bits
Array Addresses Protected
Level
0
1(1/4)
2(1/2)
3(All)
BP1
0
0
1
1
BP0
0
1
0
1
AT25128A
None
3000 – 3FFF
2000 – 3FFF
0000 – 3FFF
AT25256A
None
6000 – 7FFF
4000 – 7FFF
0000 – 7FFF
The WRSR instruction also allows the user to enable or disable the write protect (WP) pin
through the use of the write protect enable (WPEN) bit. Hardware write protection is enabled
when the WP pin is low and the WPEN bit is “1”. Hardware write protection is disabled when
either the WP pin is high or the WPEN bit is “0”. When the device is hardware write protected,
writes to the Status Register, including the Block Protect bits and the WPEN bit, and the block-
protected sections in the memory array are disabled. Writes are only allowed to sections of the
memory which are not block-protected.
NOTE: When the WPEN bit is hardware write protected, it cannot be changed back to “0”, as
long as the WP pin is held low.
Table 3-5.
WPEN Operation
Protected
Unprotected
Status
WPEN
0
0
1
1
X
X
WP
X
X
Low
Low
High
High
WEN
0
1
0
1
0
1
Blocks
Protected
Protected
Protected
Protected
Protected
Protected
Blocks
Protected
Writable
Protected
Writable
Protected
Writable
Register
Protected
Writable
Protected
Protected
Protected
Writable
READ SEQUENCE (READ): Reading the AT25128A/256A via the SO pin requires the follow-
ing sequence. After the CS line is pulled low to select a device, the Read op-code is transmitted
via the SI line followed by the byte address to be read (see Table 3-6 on page 11 ). Upon com-
pletion, any data on the SI line will be ignored. The data (D7 - D0) at the specified address is
then shifted out onto the SO line. If only one byte is to be read, the CS line should be driven high
after the data comes out. The read sequence can be continued since the byte address is auto-
matically incremented and data will continue to be shifted out. When the highest address is
10
AT25128A_256A
3368J–SEEPR–06/07
相关PDF资料
PDF描述
RN-0907S/HP CONV DC/DC 1.25W 09VIN 07VOUT
ECM06DSEI-S13 CONN EDGECARD 12POS .156 EXTEND
RBB13DHLN CONN EDGECARD 26POS DIP .050 SLD
345-070-542-801 CARDEDGE 70POS DUAL .100 GREEN
R2D-1209/P-R CONV DC/DC 2W 12VIN +/-09VOUT
相关代理商/技术参数
参数描述
AT25256AW10SU27 SL383 制造商:Atmel Corporation 功能描述:SERIAL EEPROM, 256K (32K X 8),
AT25256A-W2.7-11 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:SPI Serial EEPROMs
AT25256AY4-10YU-1.8 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:SPI Serial EEPROMs
AT25256B 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:serial electrically-erasable programmable read only memory
AT25256B-CUL-T 制造商:Atmel Corporation 功能描述: 制造商:Atmel Corporation 功能描述:8 DBGA2, PB/HALO FREE, 1.8V - Tape and Reel