- 您现在的位置：买卖IC网 > Datasheet目录312 > AT25F1024AN-10SU-2.7 (Atmel)IC FLASH 1MBIT 33MHZ 8SOIC Datasheet资料下载
参数资料
| 型号： | AT25F1024AN-10SU-2.7 |
| 厂商： | Atmel |
| 文件页数： | 8/20页 |
| 文件大小： | 0K |
| 描述： | IC FLASH 1MBIT 33MHZ 8SOIC |
| 标准包装： | 100 |
| 格式 - 存储器： | 闪存 |
| 存储器类型： | FLASH |
| 存储容量： | 1M (128K x 8) |
| 速度： | 33MHz |
| 接口： | SPI 3 线串行 |
| 电源电压： | 2.7 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 管件 |
| 其它名称： | AT25F1024AN10SU27 |
2. Functional Description
The AT25F1024A is designed to interface directly with the synchronous serial peripheral inter-
face (SPI) of the 6800 type series of microcontrollers.
The AT25F1024A utilizes an 8-bit instruction register. The list of instructions and their operation
codes are contained in Table 2-1 . All instructions, addresses, and data are transferred with the
MSB first and start with a high-to-low transition.
Write is defined as program and/or erase in this specification. The following commands, Pro-
gram, Sector Erase, Chip Erase, and WRSR are write instructions for AT25F1024A.
Table 2-1.
Instruction Set for the AT25F1024A
Instruction
Instruction Name
WREN
WRDI
RDSR
WRSR
READ
PROGRAM
SECTOR ERASE
CHIP ERASE
RDID
Format
0000 X110
0000 X100
0000 X101
0000 X001
0000 X011
0000 X010
0101 X010
0110 X010
0001 X101
Operation
Set Write Enable Latch
Reset Write Enable Latch
Read Status Register
Write Status Register
Read Data from Memory Array
Program Data into Memory Array
Erase One Sector in Memory Array
Erase All Sectors in Memory Array
Read Manufacturer and Product ID
WRITE ENABLE (WREN): The device will power up in the write disable state when V CC is
applied. All write instructions must therefore be preceded by the WREN instruction.
WRITE DISABLE (WRDI): To protect the device against inadvertent writes, the WRDI instruc-
tion disables all write commands. The WRDI instruction is independent of the status of the WP
pin.
READ STATUS REGISTER (RDSR): The RDSR instruction provides access to the status regis-
ter. The Ready/Busy and write enable status of the device can be determined by the RDSR
instruction. Similarly, the Block Write Protection bits indicate the extent of protection employed.
These bits are set by using the WRSR instruction. During internal write cycles, all other com-
mands will be ignored except the RDSR instruction.
Table 2-2.
Status Register Format
Bit 7
WPEN
Bit 6
X
Bit 5
X
Bit 4
X
Bit 3
BP1
Bit 2
BP0
Bit 1
WEN
Bit 0
RDY
8
AT25F1024A
3346G–SFLSH–7/07
相关PDF资料 |
PDF描述 |
|---|---|
| AT25F2048N-10SU-2.7 | IC FLASH 2MBIT 33MHZ 8SOIC |
| AT25F4096W-10SU-2.7 | IC FLASH 4MBIT 33MHZ 8SOIC |
| AT25HP512W2-10SI-2.7 SL383 | IC EEPROM 512KBIT 10MHZ 16SOIC |
| AT26DF081A-SSU | IC FLASH 8MBIT 70MHZ 8SOIC |
| AT26DF161-SU | IC FLASH 16MBIT 66MHZ 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT25F1024AY4-10YU-2.7 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:1Mbit High Speed SPI Serial Flash Memory 1M (131,072 x 8) |
| AT25F1024C1-10CC-2.7 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SPI Serial EEPROM |
| AT25F1024C1-10CI-2.7 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SPI Serial EEPROM |
| AT25F1024N-10SI-2.7 | 制造商:Atmel Corporation 功能描述:Flash Serial-SPI 3V/3.3V 1Mbit 128K x 8bit 20ns 8-Pin SOIC |
| AT25F1024N-10SU-2.7 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:SPI Serial Memory |
发布紧急采购，3分钟左右您将得到回复。