- 您现在的位置：买卖IC网 > PDF目录381488 > AT6003 (Atmel Corp.) SRAM-based Coprocessor Field Programmable Gate Arrays（FPGA）(基于静态RAM协处理器场可编程门阵列) PDF资料下载
参数资料
| 型号： | AT6003 |
| 厂商： | Atmel Corp. |
| 英文描述： | SRAM-based Coprocessor Field Programmable Gate Arrays（FPGA）(基于静态RAM协处理器场可编程门阵列) |
| 中文描述： | 基于SRAM的协处理器现场可编程门阵列（FPGA）的（基于静态RAM的协处理器场可编程门阵列） |
| 文件页数： | 5/28页 |
| 文件大小： | 835K |
| 代理商： | AT6003 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AT6000(LV) Series
5
In addition to the four local-bus connections, a cell receives
two inputs and provides two outputs to each of its
North (N), South (S), East (E) and West (W) neighbors.
These inputs and outputs are divided into two classes:
“
A
”
and
“
B
”
. There is an A input and a B input from each neigh-
boring cell and an A output and a B output driving all four
neighbors. Between cells, an A output is always connected
to an A input and a B output to a B input.
Within the cell, the four A inputs and the four B inputs enter
two separate, independently configurable multiplexers. Cell
flexibility is enhanced by allowing each multiplexer to select
also the logical constant
“
1
”
. The two multiplexer outputs
enter the two upstream AND gates.
Downstream from these two AND gates are an Exclusive-
OR (XOR) gate, a register, an AND gate, an inverter and
two four-input multiplexers producing the A and B outputs.
These multiplexers are controlled in tandem (unlike the
A and B input multiplexers) and determine the function of
the cell.
In State 0
–
corresponding to the
“
0
”
inputs of the
multiplexers
–
the output of the left-hand upstream AND
gate is connected to the cell
’
s A output, and the output of
the right-hand upstream AND gate is connected to the
cell
’
s B output.
In State 1
–
corresponding to the
“
1
”
inputs of the
multiplexers
–
the output of the left-hand upstream AND
gate is connected to the cell
’
s B output, the output of the
right-hand upstream AND gate is connected to the cell
’
s
A output.
In State 2
–
corresponding to the
“
2
”
inputs of the
multiplexers
–
the XOR of the outputs from the two
upstream AND gates is provided to the cell
’
s A output,
while the NAND of these two outputs is provided to the
cell
’
s B output.
In State 3
–
corresponding to the
“
3
”
inputs of the
multiplexers
–
the XOR function of State 2 is provided to
the D input of a D-type flip-flop, the Q output of which is
connected to the cell
’
s A output. Clock and
asynchronous reset signals are supplied externally as
described later. The AND of the outputs from the two
upstream AND gates is provided to the cell's B output.
Logic States
The Atmel cell implements a rich and powerful set of logic
functions, stemming from 44 logical cell states which per-
mutate into 72 physical states. Some states use both A and
B inputs. Other states are created by selecting the
“
1
”
input
on either or both of the input multiplexers.
There are 28 combinatorial primitives created from the
cell
’
s tristate capabilities and the 20 physical states repre-
sented in Figure 5. Five logical primitives are derived from
the physical constants shown in Figure 7. More complex
functions are created by using cells in combination.
A two-input AND feeding an XOR (Figure 8) is produced
using a single cell (Figure 9). A two-to-one multiplexer
selects the logical constant
“
0
”
and feeds it to the right-
hand AND gate. The AND gate acts as a feed-through, let-
ting the B input pass through to the XOR. The three-to-one
multiplexer on the right side selects the local-bus input,
LNS1, and passes it to the left-hand AND gate. The A and
LNS1 signals are the inputs to the AND gate. The output of
the AND gate feeds into the XOR, producing the logic state
(A
l
L) XOR B.
相关PDF资料 |
PDF描述 |
|---|---|
| AT6005 | SRAM-based Coprocessor Field Programmable Gate Arrays（FPGA）(基于静态RAM协处理器场可编程门阵列) |
| AT6005A-2AC | Coprocessor Field Programmable Gate Arrays |
| AT6010A-2AC | Product Description:DC-Coupled 3dB 50? Attenuator |
| AT6005A-2AI | Coprocessor Field Programmable Gate Arrays |
| AT6010A-2AI | Coprocessor Field Programmable Gate Arrays |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT6003-2AC | 功能描述:FPGA - 现场可编程门阵列 9K GATE 2NS RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| AT6003-2AI | 功能描述:FPGA - 现场可编程门阵列 9K GATE 2NS IND TEMP RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| AT6003-2JC | 功能描述:FPGA - 现场可编程门阵列 9K GATE 2NS 84 RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| AT6003-2JI | 功能描述:FPGA - 现场可编程门阵列 9K GATE 2NS IND TEMP RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| AT6003-2QC | 功能描述:FPGA - 现场可编程门阵列 ASICS RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
发布紧急采购，3分钟左右您将得到回复。