- 您现在的位置：买卖IC网 > PDF目录381492 > AT80C51RB2-3CSIM (Atmel Corp.) 80C51 High Performance ROM 8-bit Microcontroller PDF资料下载
参数资料
| 型号： | AT80C51RB2-3CSIM |
| 厂商： | Atmel Corp. |
| 英文描述： | 80C51 High Performance ROM 8-bit Microcontroller |
| 中文描述： | 80C51的高性能ROM的8位微控制器 |
| 文件页数： | 42/83页 |
| 文件大小： | 672K |
| 代理商： | AT80C51RB2-3CSIM |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页
43
AT80C51RD2/AT83C51Rx2
4113B–8051–03/05
Table 29.
T2CON Register
T2CON - Timer 2 Control Register (C8h)
Reset Value = 0000 0000b
Bit addressable
7
6
5
4
3
2
1
0
TF2
EXF2
RCLK
TCLK
EXEN2
TR2
C/T2#
CP/RL2#
Bit
Number
Bit
Mnemonic
Description
7
TF2
Timer 2 overflow Flag
Must be cleared by software.
Set by hardware on Timer 2 overflow, if RCLK=0 and TCLK=0.
6
EXF2
Timer 2 External Flag
Set when a capture or a reload is caused by a negative transition on T2EX pin if
EXEN2 = 1.
When set, causes the CPU to vector to Timer 2 interrupt routine when Timer 2
interrupt is enabled.
Must be cleared by software. EXF2 doesn’t cause an interrupt in Up/down
counter mode (DCEN=1)
5
RCLK
Receive Clock bit for UART
Cleared to use timer 1 overflow as receive clock for serial port in mode 1 or 3.
Set to use Timer 2 overflow as receive clock for serial port in mode 1 or 3.
4
TCLK
Transmit Clock bit for UART
Cleared to use timer 1 overflow as transmit clock for serial port in mode 1 or 3.
Set to use Timer 2 overflow as transmit clock for serial port in mode 1 or 3.
3
EXEN2
Timer 2 External Enable bit
Cleared to ignore events on T2EX pin for Timer 2 operation.
Set to cause a capture or reload when a negative transition on T2EX pin is
detected, if Timer 2 is not used to clock the serial port.
2
TR2
Timer 2 Run control bit
Cleared to turn off Timer 2.
Set to turn on Timer 2.
1
C/T2#
Timer/Counter 2 select bit
Cleared for timer operation (input from internal clock system: F
CLK PERIPH
).
Set for counter operation (input from T2 input pin, falling edge trigger). Must be
0 for clock out mode.
0
CP/RL2#
Timer 2 Capture/Reload bit
If RCLK = 1 or TCLK = 1, CP/RL2# is ignored and timer is forced to auto-reload
on Timer 2 overflow.
Cleared to auto-reload on Timer 2 overflows or negative transitions on T2EX pin
if EXEN2 = 1.
Set to capture on negative transitions on T2EX pin if EXEN2 = 1.
相关PDF资料 |
PDF描述 |
|---|---|
| AT80C51RB2-3CSUM | 80C51 High Performance ROM 8-bit Microcontroller |
| AT80C51RB2-RLTIL | 80C51 High Performance ROM 8-bit Microcontroller |
| AT80C51RB2-RLTIM | 80C51 High Performance ROM 8-bit Microcontroller |
| AT80C51RB2-RLTUL | 80C51 High Performance ROM 8-bit Microcontroller |
| AT80C51RB2-RLTUM | 80C51 High Performance ROM 8-bit Microcontroller |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT80C51RB2-3CSUM | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:80C51 High Performance ROM 8-bit Microcontroller |
| AT80C51RB2-RLTIL | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:80C51 High Performance ROM 8-bit Microcontroller |
| AT80C51RB2-RLTIM | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:80C51 High Performance ROM 8-bit Microcontroller |
| AT80C51RB2-RLTUL | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:80C51 High Performance ROM 8-bit Microcontroller |
| AT80C51RB2-RLTUM | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:80C51 High Performance ROM 8-bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。