参数资料
型号: AT84AD001TD-EB
厂商: Atmel Corp.
英文描述: Dual 8-bit 1 Gsps ADC
中文描述: 双8位ADC的1 GSPS的
文件页数: 18/60页
文件大小: 1343K
代理商: AT84AD001TD-EB
18
AT84AD001B
2153C–BDC–04/04
Figure 13.
Data Ready Reset 1:2 DMUX Mode
Notes:
1. In 1:2 DMUX, Fs/2 mode:
The Data Ready Reset is taken into account only 2 ns after it is asserted. The output clock first completes its cycle (if the
reset occurs when it is low, it goes high only when its half cycle is complete; if the reset occurs when it is high, it remains
high) and then only, remains in reset state (frozen to a high level in 1:2 DMUX Fs/2 mode). The next rising edge of the input
clock after reset makes the output clock return to normal mode (after TDR).
2. In 1:2 DMUX, Fs/4 mode:
The Data Ready Reset is taken into account only 2 ns after it is asserted. The output clock first completes its cycle (if the
reset occurs when it is high, it goes low only when its half cycle is complete; if the reset occurs when it is low, it remains low)
and then only, remains in reset state (frozen to a low level in 1:2 DMUX Fs/4 mode). The next rising edge of the input clock
after reset makes the output clock return to normal mode (after TDR).
CLKI or
CLKQ
CLKOI or CLKOQ
(= CLKI/2)
DOIA[0:7] or
DOQA[0:7]
VIN
TA
N
N
DDRB
Pipeline Delay + TDO
N + 1
2 ns
DOIB[0:7] or
DOQB[0:7]
N + 1
CLKOI or CLKOQ
(= CLKI/4)
1 ns min
TDR
TDR
TDR + 2 cycles
TDR + 2 cycles
Clock in
Reset
相关PDF资料
PDF描述
AT84XAD001BTD Dual 8-bit 1 Gsps ADC
AT84AD004 DUAL 8 BIT 500 MSPS ADC
AT84AD004CTD DUAL 8 BIT 500 MSPS ADC
AT84AD004TD DUAL 8 BIT 500 MSPS ADC
AT84AD004TD-EB DUAL 8 BIT 500 MSPS ADC
相关代理商/技术参数
参数描述
AT84AD004 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:DUAL 8 BIT 500 MSPS ADC
AT84AD004BCEPW 制造商:e2v technologies 功能描述:DUAL 8-BIT 500 MSPS ADC - Trays
AT84AD004BCTD 制造商:e2v technologies 功能描述:DUAL 8-BIT 500 MSPS ADC - Trays
AT84AD004BVEPW 制造商:e2v technologies 功能描述:ADC DUAL FLASH 500MSPS 8BIT PARALLEL 144LQFP - Trays
AT84AD004BVTD 制造商:e2v technologies 功能描述:DUAL 8-BIT 500 MSPS ADC - Trays