- 您现在的位置：买卖IC网 > PDF目录381497 > AT84AD004VTD (ATMEL CORP) DUAL 8 BIT 500 MSPS ADC PDF资料下载
参数资料
| 型号： | AT84AD004VTD |
| 厂商： | ATMEL CORP |
| 元件分类： | ADC |
| 英文描述： | DUAL 8 BIT 500 MSPS ADC |
| 中文描述： | 2-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 封装： | 20 X 20 MM, 1.4 MM HEIGHT, LQFP-144 |
| 文件页数： | 41/58页 |
| 文件大小： | 1023K |
| 代理商： | AT84AD004VTD |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页
41
AT84AD004
5390A–BDC–06/04
The calibration phase is necessary when using the AT84AD004 in interlace mode,
where one analog input is sampled at both ADC cores on the common input clock’s ris-
ing and falling edges. This operation is equivalent to converting the analog signal at
twice the clock frequency
During the ADC’s auto-calibration phase, the dual ADC is set with the following:
Decimation mode ON
1:1 DMUX mode
Binary mode
Any external action applied to any signal of the ADC’s registers is inhibited during the
calibration phase.
Gain and Offset
Compensation Functions
It is also possible for the user to have external access to the ADC’s gain and offset com-
pensation functions:
Offset compensation between I and Q channels (at address 010)
Gain compensation between I and Q channels (at address 011)
To obtain manual access to these two functions, which are used to set the offset to mid-
dle code 127.5 and to match the gain of channel Q with that of channel I (if only one
channel is used, the gain compensation does not apply), it is necessary to set the ADC
to “manual” mode by writing 0 at bits D11 and D10 of address 000.
Built-in Test (BIT)
A Built-in Test (BIT) function is available to allow rapid testing of the device’s I/O by
either applying a defined static pattern to the ADC or by generating a dynamic ramp at
the ADC’s output. This function is controlled via the 3-wire bus interface at address 101.
The BIT is active when Data0 = 1 at address 110.
The BIT is inactive when Data0 = 0 at address 110.
The Data1 bit allows choosing between static mode (Data1 = 0) and dynamic mode
(Data1 = 1).
When the static BIT is selected (Data1 = 0), it is possible to write any 8-bit pattern by
defining the Data9 to Data2 bits. Port B then outputs an 8-bit pattern equal to
Data9 ...
Data2,
and Port A outputs an 8-bit pattern equal to
NOT (Data9 ... Data2)
.
Table 13.
Matching Between Channels
Parameter
Value
Unit
Min
Typ
Max
Gain error (single channel I or Q) without calibration
0
LSB
Gain error (single channel I or Q) with calibration
-0.5
0
0.5
LSB
Offset error (single channel I or Q) without calibration
0
LSB
Offset error (single channel I or Q) with calibration
-0.5
0
0.5
LSB
Mean offset code without calibration (single channel I or Q)
127.5
Mean offset code with calibration (single channel I or Q)
127
127.5
128
相关PDF资料 |
PDF描述 |
|---|---|
| AT84AS003VTP | 10-bit 1.5 Gsps ADC With 1:4 DMUX |
| AT84XAS003TP | 10-bit 1.5 Gsps ADC With 1:4 DMUX |
| AT84AS003 | 10-bit 1.5 Gsps ADC With 1:4 DMUX |
| AT84AS003CTP | 10-bit 1.5 Gsps ADC With 1:4 DMUX |
| AT84AS003TP-EB | 10-bit 1.5 Gsps ADC With 1:4 DMUX |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT84AS001CTPY | 制造商:e2v technologies 功能描述:ADC SGL 500MSPS 12-BIT LVDS 192PIN EBGA - Trays |
| AT84AS001TP-EB | 制造商:e2v technologies 功能描述:EVAL KIT FOR 12-BIT ADC - Bulk |
| AT84AS001VTPY | 制造商:e2v technologies 功能描述:ADC SGL 500MSPS 12-BIT LVDS 192PIN EBGA - Trays |
| AT84AS003 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:10-bit 1.5 Gsps ADC With 1:4 DMUX |
| AT84AS003CTP | 功能描述:BROADBAND DATA CONVERTR EGBA 317 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
发布紧急采购，3分钟左右您将得到回复。