参数资料
| 型号： | AT88SC6416C-SU |
| 厂商： | Atmel |
| 文件页数： | 3/20页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 64KBIT 1.5MHZ 8SOIC |
| 产品培训模块： | Crypto Products CryptoAuthentication™ Introduction |
| 标准包装： | 12,000 |
| 系列： | CryptoMemory® |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 64K (8K x 8) |
| 速度： | 5MHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 2.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 管件 |
AT88SC6416C
Figure 2.
Block Diagram
V CC
GND
SCL/CLK
SDA/IO
RST
Power
Management
Synchronous
Interface
Asynchronous
ISO Interface
Reset Block
Authentication,
Encryption and
Certification Unit
Data Transfer
Password
Verification
Answer to Reset
Random
Generator
EEPROM
2.
2.1.
2.2.
2.3.
2.4.
Pin Descriptions
Supply Voltage (V CC )
The V CC input is a 2.7V to 5.5V positive voltage supplied by the host.
Clock (SCL/CLK)
In the asynchronous T = 0 protocol, the SCL/CLK input is used to provide the device with a carrier frequency f . The
nominal length of one bit emitted on I/O is defined as an “elementary time unit” (ETU) and is equal to 372/ f . When the
synchronous protocol is used, the SCL/CLK input is used to positive edge clock data into the device and negative edge
clock data out of the device.
Reset (RST)
The AT88SC6416C provides an ISO 7816-3 compliant asynchronous answer to reset sequence. When the reset
sequence is activated, the device will output the data programmed into the 64-bit answer-to-reset register. An internal
pull-up on the RST input pad allows the device to be used in synchronous mode without bonding RST. The
AT88SC6416C does not support the synchronous answer-to-reset sequence.
Serial Data (SDA/IO)
The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wired with any number of
other open drain or open collector devices. An external pull-up resistor should be connected between SDA and VCC.
The value of this resistor and the system capacitance loading the SDA bus will determine the rise time of SDA. This
rise time will determine the maximum frequency during read operations. Low value pull-up resistors will allow higher
frequency operations while drawing higher average power. SDA/IO information applies to both asynchronous and
synchronous protocols.
When the synchronous protocol is used, the SCL/CLK input is used to positive edge clock data into the device and
negative edge clock data out of the device.
3
5015KS–SMEM–08/09
相关PDF资料 |
PDF描述 |
|---|---|
| AT24C128C-SSHM-B | IC EEPROM 128KBIT 400KHZ 8SOIC |
| XC5VLX50T-3FF1136C | IC FPGA VIRTEX-5 50K 1136FBGA |
| XC5VLX50T-2FFG1136I | IC FPGA VIRTEX-5 50K 1136FBGA |
| XC5VLX50T-2FF1136I | IC FPGA VIRTEX-5 50K 1136FBGA |
| XC2V2000-5BG575I | IC FPGA VIRTEX-II 575PBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT88SC6416C-WI | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:CryptoMemory 64 Kbit |
| AT88SC6416C-Y4I | 制造商:Atmel Corporation 功能描述:CRYPTOMEMORY 8PIN SAP - Rail/Tube |
| AT88SC8100 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC |
| AT88SC-ADK1 | 功能描述:安全/ 验证开发工具 ARIS plus plus DK For Cryptomemory RoHS:否 制造商:Digi International 产品:Development Kits 工具用于评估:XEB-AW140 接口类型:SPI, USB 工作电源电压:3.1 V to 3.6 V |
| AT88SC-ADK2 | 功能描述:安全/ 验证开发工具 ARIS plus DK For Cryptomemory RoHS:否 制造商:Digi International 产品:Development Kits 工具用于评估:XEB-AW140 接口类型:SPI, USB 工作电源电压:3.1 V to 3.6 V |
发布紧急采购，3分钟左右您将得到回复。