- 您现在的位置：买卖IC网 > PDF目录12030 > AT89C51CC01CA-SLSUM (Atmel)IC 8051 MCU 32K FLASH 44-PLCC PDF资料下载
参数资料
| 型号： | AT89C51CC01CA-SLSUM |
| 厂商： | Atmel |
| 文件页数： | 43/123页 |
| 文件大小： | 0K |
| 描述： | IC 8051 MCU 32K FLASH 44-PLCC |
| 产品培训模块： | MCU Product Line Introduction |
| 标准包装： | 972 |
| 系列： | AT89C CAN |
| 核心处理器： | 8051 |
| 芯体尺寸： | 8-位 |
| 速度： | 40MHz |
| 连通性： | CAN，UART/USART |
| 外围设备： | POR，PWM，WDT |
| 输入/输出数： | 34 |
| 程序存储器容量： | 32KB（32K x 8） |
| 程序存储器类型： | 闪存 |
| EEPROM 大小： | 2K x 8 |
| RAM 容量： | 1.25K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 3 V ~ 5.5 V |
| 数据转换器： | A/D 8x10b |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 44-LCC（J 形引线） |
| 包装： | 管件 |
| 产品目录页面： | 616 (CN2011-ZH PDF) |
| 配用： | AT89OCD-01-ND - USB EMULATOR FOR AT8XC51 MCU |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页当前第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页
2007 Microchip Technology Inc.
Preliminary
DS70165E-page 135
dsPIC33F
7.0
DIRECT MEMORY ACCESS
(DMA)
Direct Memory Access (DMA) is a very efficient
mechanism of copying data between peripheral SFRs
(e.g., UART Receive register, Input Capture 1 buffer),
and buffers or variables stored in RAM, with minimal
CPU
intervention.
The
DMA
controller
can
automatically copy entire blocks of data without
requiring the user software to read or write the
peripheral Special Function Registers (SFRs) every
time a peripheral interrupt occurs. The DMA controller
uses a dedicated bus for data transfers and therefore,
does not steal cycles from the code execution flow of
the
CPU.
To
exploit
the
DMA
capability,
the
corresponding user buffers or variables must be
located in DMA RAM.
The dsPIC33F peripherals that can utilize DMA are
listed in Table 7-1 along with their associated Interrupt
Request (IRQ) numbers.
TABLE 7-1:
PERIPHERALS WITH DMA
SUPPORT
The DMA controller features eight identical data
transfer channels.
Each channel has its own set of control and status
registers. Each DMA channel can be configured to
copy data either from buffers stored in dual port DMA
RAM to peripheral SFRs, or from peripheral SFRs to
buffers in DMA RAM.
The DMA controller supports the following features:
Word or byte sized data transfers.
Transfers from peripheral to DMA RAM or DMA
RAM to peripheral.
Indirect Addressing of DMA RAM locations with or
without automatic post-increment.
Peripheral Indirect Addressing – In some periph-
erals, the DMA RAM read/write addresses may
be partially derived from the peripheral.
One-Shot Block Transfers – Terminating DMA
transfer after one block transfer.
Continuous Block Transfers – Reloading DMA
RAM buffer start address after every block
transfer is complete.
Ping-Pong Mode – Switching between two DMA
RAM start addresses between successive block
transfers, thereby filling two buffers alternately.
Automatic or manual initiation of block transfers
Each channel can select from 20 possible
sources of data sources or destinations.
For each DMA channel, a DMA interrupt request is
generated
when
a
block
transfer
is
complete.
Alternatively, an interrupt can be generated when half of
the block has been filled.
Note:
This data sheet summarizes the features
of this group of dsPIC33F devices. It is not
intended to be a comprehensive reference
source. To complement the information in
this data sheet, refer to the “dsPIC30F
Family Reference Manual” (DS70046).
Peripheral
IRQ Number
INT0
0
Input Capture 1
1
Input Capture 2
5
Output Compare 1
2
Output Compare 2
6
Timer2
7
Timer3
8
SPI1
10
SPI2
33
UART1 Reception
11
UART1 Transmission
12
UART2 Reception
30
UART2 Transmission
31
ADC1
13
ADC2
21
DCI
60
ECAN1 Reception
34
ECAN1 Transmission
70
ECAN2 Reception
55
ECAN2 Transmission
71
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J0J-IY-F2 | CONVERTER MOD DC/DC 36V 50W |
| VJ2225A222JBLAT4X | CAP CER 2200PF 630V 5% NP0 2225 |
| VI-23Y-IY-F2 | CONVERTER MOD DC/DC 3.3V 33W |
| VI-23Y-IY-F1 | CONVERTER MOD DC/DC 3.3V 33W |
| VI-J0J-IY-F1 | CONVERTER MOD DC/DC 36V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT89C51CC01CU-SLSUM | 功能描述:8位微控制器 -MCU Microcontroller RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| AT89C51CC01SA-RLTUM | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Enhanced 8-bit Microcontroller with CAN Controller and Flash Memory |
| AT89C51CC01SA-SLSUM | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Enhanced 8-bit Microcontroller with CAN Controller and Flash Memory |
| AT89C51CC01UA-7CTUM | 制造商:Rochester Electronics LLC 功能描述: 制造商:Atmel Corporation 功能描述: |
| AT89C51CC01UA-RLRUM | 功能描述:8位微控制器 -MCU CAN Boot UART Ind RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。