参数资料
型号: AT89C51ED2-SMRUM
厂商: Atmel
文件页数: 103/137页
文件大小: 0K
描述: IC MCU FLASH 8051 64K 5V 68PLCC
产品培训模块: MCU Product Line Introduction
标准包装: 1
系列: 89C
核心处理器: 8051
芯体尺寸: 8-位
速度: 60MHz
连通性: SPI,UART/USART
外围设备: POR,PWM,WDT
输入/输出数: 50
程序存储器容量: 64KB(64K x 8)
程序存储器类型: 闪存
EEPROM 大小: 2K x 8
RAM 容量: 2K x 8
电压 - 电源 (Vcc/Vdd): 2.7 V ~ 5.5 V
振荡器型: 外部
工作温度: -40°C ~ 85°C
封装/外壳: 68-PLCC
包装: 标准包装
其它名称: AT89C51ED2-SMRUMDKR
68
4235K–8051–05/08
AT89C51RD2/ED2
16.3.3.1
Mode Fault (MODF)
Mode Fault error in Master mode SPI indicates that the level on the Slave Select (SS) pin is
inconsistent with the actual mode of the device. MODF is set to warn that there may be a multi-
master conflict for system control. In this case, the SPI system is affected in the following ways:
An SPI receiver/error CPU interrupt request is generated
The SPEN bit in SPCON is cleared. This disables the SPI
The MSTR bit in SPCON is cleared
When SS Disable (SSDIS) bit in the SPCON register is cleared, the MODF flag is set when the
SS signal becomes ’0’.
However, as stated before, for a system with one Master, if the SS pin of the Master device is
pulled low, there is no way that another Master attempts to drive the network. In this case, to
prevent the MODF flag from being set, software can set the SSDIS bit in the SPCON register
and therefore making the SS pin as a general-purpose I/O pin.
Clearing the MODF bit is accomplished by a read of SPSTA register with MODF bit set, followed
by a write to the SPCON register. SPEN Control bit may be restored to its original set state after
the MODF bit has been cleared.
16.3.3.2
Write Collision (WCOL)
A Write Collision (WCOL) flag in the SPSTA is set when a write to the SPDAT register is done
during a transmit sequence.
WCOL does not cause an interruption, and the transfer continues uninterrupted.
Clearing the WCOL bit is done through a software sequence of an access to SPSTA and an
access to SPDAT.
16.3.3.3
Overrun Condition
An overrun condition occurs when the Master device tries to send several data Bytes and the
Slave devise has not cleared the SPIF bit issuing from the previous data Byte transmitted. In this
case, the receiver buffer contains the Byte sent after the SPIF bit was last cleared. A read of the
SPDAT returns this Byte. All others Bytes are lost.
This condition is not detected by the SPI peripheral.
16.3.3.4
SS Error Flag (SSERR)
A Synchronous Serial Slave Error occurs when SS goes high before the end of a received data
in slave mode. SSERR does not cause in interruption, this bit is cleared by writing 0 to SPEN bit
(reset of the SPI state machine).
16.3.4
Interrupts
Two SPI status flags can generate a CPU interrupt requests:
Table 16-2.
SPI Interrupts
Flag
Request
SPIF (SP data transfer)
SPI Transmitter Interrupt request
MODF (Mode Fault)
SPI Receiver/Error Interrupt Request (if SSDIS = ’0’)
相关PDF资料
PDF描述
AT89C51IC2-RLRUM IC 8051 MCU 32K FLASH 44-VQFP
AT89C51ID2-RLRIM IC MCU FLASH 8051 64K 5V 44-VQFP
AT89C51RC-24PU IC MCU 32K FLASH 24MHZ 40-DIP
AT89C51RC2-RLRIL IC MCU FLASH 8051 32K 3V 44-VQFP
AT89C51RE2-SLRUM MCU 8051 128K FLASH 44-PLCC
相关代理商/技术参数
参数描述
AT89C51ED2-SMSIM 制造商:Atmel Corporation 功能描述:MCU 8-bit AT89 80C51 CISC 64KB Flash 3.3V/5V 68-Pin PLCC Stick 制造商:Atmel/Adesto Technologies 功能描述:Bulk 制造商:Atmel Corporation 功能描述:AT89C51ED2-SMSIM 8bit microcontroller
AT89C51ED2-SMSUM 功能描述:8位微控制器 -MCU C51ED2 64K FLASH 3-5.5V Ind RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
AT89C51ED2-UM 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Flash Microcontroller
AT89C51IC2 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Flash Microcontroller with 2-wire Interface
AT89C51IC2_04 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Flash Microcontroller with 2-wire Interface