参数资料
| 型号： | AT91M42800A-33CJ |
| 厂商： | Atmel |
| 文件页数： | 4/27页 |
| 文件大小： | 0K |
| 描述： | IC ARM7 MCU 144 BGA |
| 产品培训模块： | MCU Product Line Introduction |
| 标准包装： | 160 |
| 系列： | AT91 |
| 核心处理器： | ARM7 |
| 芯体尺寸： | 16/32-位 |
| 速度： | 33MHz |
| 连通性： | EBI/EMI，SPI，UART/USART |
| 外围设备： | WDT |
| 输入/输出数： | 54 |
| 程序存储器类型： | ROMless |
| RAM 容量： | 8K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 3.6 V |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 144-LFBGA |
| 包装： | 托盘 |
| 配用： | AT91EB42-ND - KIT EVAL FOR ARM AT91M42800A |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
12
1779ES–ATARM–14-Apr-06
AT91M42800A
The AT91M42800A microcontroller has a fully static design and works either on the Master
Clock (MCK), generated from the Slow Clock by means of the two integrated PLLs, or on the
Slow Clock (SLCK).
These clocks are also provided as an output of the device on the pin MCKO, which is multi-
plexed with a general-purpose I/O line. While NRST is active, and after the reset, the MCKO is
valid and outputs an image of the SLCK signal. The PIO Controller must be programmed to use
this pin as standard I/O line.
7.5
Reset
Reset initializes the user interface registers to their default states as defined in the peripheral
sections of this datasheet and forces the ARM7TDMI to perform the next instruction fetch from
address zero. Except for the program counter, the ARM core registers do not have defined reset
states. When reset is active, the inputs of the AT91M42800A must be held at valid logic levels.
The EBI address lines drive low during reset. All the peripheral clocks are disabled during reset
to save power.
7.5.1
NRST Pin
NRST is the active low reset input. It is asserted asynchronously, but exit from reset is synchro-
nized internally to the slow clock (SLCK). At power-up, NRST must be active until the on-chip
oscillator is stable. During normal operation, NRST must be active for a minimum of 10 SLCK
clock cycles to ensure correct initialization.
The pins BMS and NTRI are sampled during the 10 SLCK clock cycles just prior to the rising
edge of NRST.
The NRST pin has no effect on the on-chip Embedded ICE logic.
Test Access Port (TAP) reset functionality is provided through the NTRST signal.
7.5.2
NTRST Pin
The NTRST control pin initializes the selected TAP controller. The TAP controller involved in this
reset is determined according to the initial logical state applied on the JTAGSEL pin after the last
valid NRST.
In either Boundary Scan or ICE Mode, a reset can be performed from the same or different cir-
cuitry, as shown in Figure 7-1 on page 13 below. But in all cases, the NTRST like the NRST
signal, must be asserted after each power-up. (See the AT91M42800A Electrical Datasheet,
Atmel Lit. No. 1776, for the necessary minimum pulse assertion time.)
相关PDF资料 |
PDF描述 |
|---|---|
| AT91M55800A-33AU | IC ARM MCU 33MHZ 176-LQFP |
| AT91R40008-66AU | IC ARM7 MCU 100 LQFP |
| AT91RM9200-QI-002 SL383 | IC ARM MCU 16BIT 128K 208PQFP |
| AT91SAM7A3-AU | IC ARM7 MCU FLASH 256K 100LQFP |
| AT91SAM7S321-AU | IC ARM7 MCU FLASH 32K 64LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT91M42800A-33CJ-999 | 功能描述:ARM微控制器 - MCU BGA Ind. Temp RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 处理器系列:STM32F373xx 数据总线宽度:32 bit 最大时钟频率:72 MHz 程序存储器大小:256 KB 数据 RAM 大小:32 KB 片上 ADC:Yes 工作电源电压:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:LQFP-48 安装风格:SMD/SMT |
| AT91M43300 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:ARM Thumb Microcontrollers |
| AT91M43300-12CC-1.8 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:ARM Thumb Microcontrollers |
| AT91M43300-12CI-1.8 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:ARM Thumb Microcontrollers |
| AT91M43300-25CC | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:ARM Thumb Microcontrollers |
发布紧急采购，3分钟左右您将得到回复。