参数资料
型号: ATF1508ASL-20JC84
厂商: Atmel
文件页数: 1/31页
文件大小: 0K
描述: IC CPLD 128 MACROCELL LP 84PLCC
标准包装: 15
系列: ATF15xx
可编程类型: 系统内可编程(最少 10,000 次编程/擦除循环)
最大延迟时间 tpd(1): 20.0ns
电压电源 - 内部: 4.75 V ~ 5.25 V
宏单元数: 128
输入/输出数: 64
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 84-LCC(J 形引线)
供应商设备封装: 84-PLCC(29.31x29.31)
包装: 管件
产品目录页面: 608 (CN2011-ZH PDF)
配用: ATF15XX-DK3-ND - KIT DEV FOR ATF15XX CPLD'S
1
Features
High-density, High-performance, Electrically-erasable Complex
Programmable Logic Device
– 128 Macrocells
– 5 Product Terms per Macrocell, Expandable up to 40 per Macrocell
– 84, 100, 160 Pins
– 7.5 ns Maximum Pin-to-pin Delay
– Registered Operation up to 125 MHz
– Enhanced Routing Resources
Flexible Logic Macrocell
– D/T/Latch Configured Flip-flops
– Global and Individual Register Control Signals
– Global and Individual Output Enable
– Programmable Output Slew Rate
– Programmable Output Open Collector Option
– Maximum Logic Utilization by Burying a Register within a COM Output
Advanced Power Management Features
– Automatic 10 A Standby for “L” Version
– Pin-controlled 1 mA Standby Mode
– Programmable Pin-keeper Inputs and I/Os
– Reduced-power Feature per Macrocell
Available in Commercial and Industrial Temperature Ranges
Available in 84-lead PLCC, 100-lead PQFP, 100-lead TQFP and 160-lead PQFP Packages
Advanced EE Technology
– 100% Tested
– Completely Reprogrammable
– 10,000 Program/Erase Cycles
– 20-year Data Retention
– 2000V ESD Protection
– 200 mA Latch-up Immunity
JTAG Boundary-scan Testing to IEEE Std. 1149.1-1990 and 1149.1a-1993 Supported
Fast In-System Programmability (ISP) via JTAG
PCI-compliant
3.3 or 5.0V I/O Pins
Security Fuse Feature
Green (Pb/Halide-free/RoHS Compliant) Package Options
Enhanced Features
Improved Connectivity (Additional Feedback Routing, Alternate Input Routing)
Output Enable Product Terms
Transparent-latch Mode
Combinatorial Output with Registered Feedback within Any Macrocell
Three Global Clock Pins
ITD (Input Transition Detection) Circuits on Global Clocks, Inputs and I/O
Fast Registered Input from Product Term
Programmable “Pin-keeper” Option
V
CC Power-up Reset Option
Pull-up Option on JTAG Pins TMS and TDI
Advanced Power Management Features
– Edge-controlled Power-down “L”
– Individual Macrocell Power Option
– Disable ITD on Global Clocks, Inputs and I/O for “Z” Parts
High-
performance
EE PLD
ATF1508AS
ATF1508ASL
Rev. 0784P–PLD–7/05
相关PDF资料
PDF描述
M5LV-256/74-10VI IC CPLD 256MC 74I/O 100TQFP
MIC184YMM IC SUPERVISOR LOCAL/REMOTE 8MSOP
ATF1508ASL-20AC100 IC CPLD 128 MACROCELL LP 100TQFP
TC72-3.3MUA SENSOR THERMAL SPI 3.3V 8MSOP
ASC25DRYS-S734 CONN EDGECARD 50POS DIP .100 SLD
相关代理商/技术参数
参数描述
ATF1508ASL-20QC100 功能描述:CPLD - 复杂可编程逻辑器件 CPLD 128 MACROCELL w/ISP LOW PWR 5V RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
ATF1508ASL-20QC160 功能描述:CPLD - 复杂可编程逻辑器件 128 MACROCELL w/ISP LO-PWR 5V-20NS RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
ATF1508ASL-25AI100 功能描述:CPLD - 复杂可编程逻辑器件 CPLD 128 MACROCELL 5V 25NS IND TEMP RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
ATF1508ASL-25AI160 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
ATF1508ASL-25AU100 功能描述:CPLD - 复杂可编程逻辑器件 CPLD 128 MACROCELL w/ISP LOW PWR 5V RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100