参数资料
| 型号： | ATF16V8BQL-15XU |
| 厂商： | Atmel |
| 文件页数： | 14/26页 |
| 文件大小： | 0K |
| 描述： | IC PLD 15NS 20TSSOP |
| 标准包装： | 74 |
| 系列： | 16V8 |
| 可编程类型： | EE PLD |
| 宏单元数： | 8 |
| 输入电压： | 5V |
| 速度： | 15ns |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 管件 |
| 产品目录页面： | 610 (CN2011-ZH PDF) |
21
7707F–AVR–11/10
AT90USB82/162
4.
Write new EEPROM data to EEDR (optional).
5.
Write a logical one to the EEMPE bit while writing a zero to EEPE in EECR.
6.
Within four clock cycles after setting EEMPE, write a logical one to EEPE.
The EEPROM can not be programmed during a CPU write to the Flash memory. The software
must check that the Flash programming is completed before initiating a new EEPROM write.
Step 2 is only relevant if the software contains a Boot Loader allowing the CPU to program the
Flash. If the Flash is never being updated by the CPU, step 2 can be omitted. See “Memory Pro-
gramming” on page 243 for details about Boot programming.
Caution: An interrupt between step 5 and step 6 will make the write cycle fail, since the
EEPROM Master Write Enable will time-out. If an interrupt routine accessing the EEPROM is
interrupting another EEPROM access, the EEAR or EEDR Register will be modified, causing the
interrupted EEPROM access to fail. It is recommended to have the Global Interrupt Flag cleared
during all the steps to avoid these problems.
When the write access time has elapsed, the EEPE bit is cleared by hardware. The user soft-
ware can poll this bit and wait for a zero before writing the next byte. When EEPE has been set,
the CPU is halted for two cycles before the next instruction is executed.
Bit 0 – EERE: EEPROM Read Enable
The EEPROM Read Enable Signal EERE is the read strobe to the EEPROM. When the correct
address is set up in the EEAR Register, the EERE bit must be written to a logic one to trigger the
EEPROM read. The EEPROM read access takes one instruction, and the requested data is
available immediately. When the EEPROM is read, the CPU is halted for four cycles before the
next instruction is executed.
The user should poll the EEPE bit before starting the read operation. If a write operation is in
progress, it is neither possible to read the EEPROM, nor to change the EEAR Register.
The calibrated Oscillator is used to time the EEPROM accesses. Table 5-2 lists the typical pro-
gramming time for EEPROM access from the CPU.
The following code examples show one assembly and one C function for writing to the
EEPROM. The examples assume that interrupts are controlled (e.g. by disabling interrupts glob-
ally) so that no interrupts will occur during execution of these functions. The examples also
Table 5-2.
EEPROM Programming Time
Symbol
Number of Calibrated RC Oscillator Cycles
Typ Programming Time
EEPROM write
(from CPU)
26,368
3.3 ms
相关PDF资料 |
PDF描述 |
|---|---|
| ATF16V8B-10JU | IC PLD 10NS 20PLCC |
| XC2V8000-5FFG1152C | IC FPGA VIRTEX-II 8M 1152-FBGA |
| FMC26DREF | CONN EDGECARD 52POS .100 EYELET |
| MPC860SRVR80D4 | IC MPU POWERQUICC 80MHZ 357PBGA |
| IDT71V65703S75BG8 | IC SRAM 9MBIT 75NS 119BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ATF16V8BQL-25GM | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Electrically-Erasable PLD |
| ATF16V8BQL-25GM/883 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Electrically-Erasable PLD |
| ATF16V8BQL25JC | 制造商:Atmel Corporation 功能描述: |
| ATF16V8BQL-25JC | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:High- Performance Flash PLD |
| ATF16V8BQL-25JI | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:High- Performance Flash PLD |
发布紧急采购，3分钟左右您将得到回复。