参数资料
型号: ATMEGA16A-PU
厂商: Atmel
文件页数: 55/88页
文件大小: 0K
描述: MCU AVR 16K FLASH 16MHZ 40-PDIP
产品培训模块: MCU Product Line Introduction
megaAVR Introduction
标准包装: 10
系列: AVR® ATmega
核心处理器: AVR
芯体尺寸: 8-位
速度: 16MHz
连通性: I²C,SPI,UART/USART
外围设备: 欠压检测/复位,POR,PWM,WDT
输入/输出数: 32
程序存储器容量: 16KB(8K x 16)
程序存储器类型: 闪存
EEPROM 大小: 512 x 8
RAM 容量: 1K x 8
电压 - 电源 (Vcc/Vdd): 2.7 V ~ 5.5 V
数据转换器: A/D 8x10b
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 40-DIP(0.600",15.24mm)
包装: 管件
配用: ATSTK600-RC05-ND - STK600 ROUTING CARD AVR
ATSTK600-ND - DEV KIT FOR AVR/AVR32
ATSTK500-ND - PROGRAMMER AVR STARTER KIT
2000 Microchip Technology Inc.
Preliminary
DS40197B-page 19
PIC16HV540
5.0
I/O PORTS
As with any other register, the I/O registers can be writ-
ten and read under program control. However, read
instructions (e.g., MOVF PORTB,W) always read the I/O
pins independent of the pin’s input/output modes. On
RESET, all I/O ports are defined as input (inputs are at
hi-impedance) since the I/O control registers (TRISA,
TRISB) are all set.
5.1
PORTA
PORTA is a 4-bit I/O register. Only the low order 4 bits
are used (RA3:RA0). Bits 7-4 are unimplemented and
read as '0's. The inputs will tolerate input voltages as
high as VIO and outputs will swing from VSS to VIO. The
internal voltage regulator VIO powers PORTA I/O pads.
The internal regulator output, VIO, is switchable
between 3Vdc and 5Vdc, via the (RL) bit in the
OPTION2 register.
5.2
PORTB
PORTB is an 8-bit I/O register (PORTB<7:0>). All 8
PORTB I/Os are high voltage I/O. The inputs will toler-
ate input voltages as high as VDD and outputs will swing
from VSS to VDD. In addition, 5 of the PORTB pins can
be configured for the wake-up on change feature. Pins
RB0, RB1, RB2 and RB3 latch the state of the pin at the
onset of sleep mode. (No “dummy” read of the PORTB
pins is required prior to executing the SLEEP instruc-
tion.) A level change on the input resets the device,
implementing wake-up on pin change. The PCWUF bit
in the status register is cleared to indicate that a pin
change caused the reset. This feature can be enabled/
disabled in the OPTION2 register.
PORTB pin RB7 also exhibits this wake-up on pin high
feature but is specially adapted for a slow-rising input
signal. This special feature prevents excessive power
consumption when desiring long sleep periods without
using the watchdog timer and prescaler. PCWUF bit in
the status register is cleared to indicate that a pin
change caused the reset. This feature can be enabled/
disabled in the OPTION2 register.
Only pins configured as inputs can cause this wake-up
on pin change to occur.
To prevent false wake-up on pin change events on pins
RB<0:3>, the pin state must be driven to a logic 1 or
logic 0 and not left floating during the “SLEEP” state.
For pin RB7, the pin state must be driven to logic 0 and
allowed to ramp to a logic 1 for correct operation.
5.3
TRIS Registers
The output driver control registers are loaded with the
contents of the W register by executing the TRIS f
instruction. A '1' from a TRIS register bit puts the corre-
sponding output driver in a hi-impedance mode. A '0'
puts the contents of the output data latch on the
selected pins, enabling the output buffer.
The TRIS registers are “write-only” and are set (output
drivers disabled) upon RESET.
5.4
I/O Interfacing
The equivalent circuit for the PORTA and PORTB I/O
pins are shown in Figure 5-1 through Figure 5-4. All
ports may be used for both input and output operation.
For input operations, these ports are non-latching. Any
input must be present until read by an input instruction
(e.g., MOVF PORTB, W). The outputs are latched and
remain unchanged until the output latch is rewritten. To
use a port pin as output, the corresponding direction
control bit (in TRISA, TRISB) must be cleared (= 0). For
use as an input, the corresponding TRIS bit must be
set. Any I/O pin can be programmed individually as
input or output.
Note:
A read of the ports reads the pins, not the
output data latches. That is, if an output
driver on a pin is enabled and driven high,
but the external system is holding it low, a
read of the port will indicate that the pin is
low.
相关PDF资料
PDF描述
VI-J04-IX-B1 CONVERTER MOD DC/DC 48V 75W
VI-J03-IX-B1 CONVERTER MOD DC/DC 24V 75W
VI-JTY-IY-F4 CONVERTER MOD DC/DC 3.3V 33W
VI-JTY-IY-F2 CONVERTER MOD DC/DC 3.3V 33W
ATMEGA164A-MU IC MCU AVR 16K 20MHZ 44VQFN
相关代理商/技术参数
参数描述
ATMEGA16HVA 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 8K/16K Bytes In-System Programmable Flash
ATMEGA16HVA-4CKU 功能描述:8位微控制器 -MCU 16KB Flash Memory 1.8V - 9.0V Supply RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ATMEGA16HVA-4CKUR 功能描述:8位微控制器 -MCU AVR batman 16KB FLSH 4 MHZ,LGA,GRN1.8-9V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ATMEGA16HVA-4TU 功能描述:8位微控制器 -MCU 16KB Flash Memory 1.8V - 9.0V Supply RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ATMEGA16HVA-4TUR 功能描述:8位微控制器 -MCU AVR batman 16KB FLSH 4 MHZ TSOP, 1.8-9V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT