参数资料
型号: ATMEGA324P-B15AZ
厂商: Atmel
文件页数: 25/70页
文件大小: 0K
描述: IC MCU 8BIT 32KB FLASH 44TQFP
标准包装: 1,500
系列: AVR® ATmega
核心处理器: AVR
芯体尺寸: 8-位
速度: 16MHz
连通性: I²C,SPI,UART/USART
外围设备: 欠压检测/复位,POR,PWM,WDT
输入/输出数: 32
程序存储器容量: 32KB(16K x 16)
程序存储器类型: 闪存
EEPROM 大小: 1K x 8
RAM 容量: 2K x 8
电压 - 电源 (Vcc/Vdd): 2.7 V ~ 5.5 V
数据转换器: A/D 8x10b
振荡器型: 内部
工作温度: -40°C ~ 125°C
封装/外壳: 44-TQFP
包装: 带卷 (TR)
其它名称: ATMEGA324P-B15AZ-ND
2011 Microchip Technology Inc.
DS41391D-page 243
PIC16(L)F1826/27
When one device is transmitting a logical one, or letting
the line float, and a second device is transmitting a log-
ical zero, or holding the line low, the first device can
detect that the line is not a logical one. This detection,
when used on the SCLx line, is called clock stretching.
Clock stretching gives slave devices a mechanism to
control the flow of data. When this detection is used on
the SDAx line, it is called arbitration. Arbitration
ensures that there is only one master device communi-
cating at any single time.
25.3.1
CLOCK STRETCHING
When a slave device has not completed processing
data, it can delay the transfer of more data through the
process of Clock Stretching. An addressed slave
device may hold the SCLx clock line low after receiving
or sending a bit, indicating that it is not yet ready to con-
tinue. The master that is communicating with the slave
will attempt to raise the SCLx line in order to transfer
the next bit, but will detect that the clock line has not yet
been released. Because the SCLx connection is
open-drain, the slave has the ability to hold that line low
until it is ready to continue communicating.
Clock stretching allows receivers that cannot keep up
with a transmitter to control the flow of incoming data.
25.3.2
ARBITRATION
Each master device must monitor the bus for Start and
Stop bits. If the device detects that the bus is busy, it
cannot begin a new message until the bus returns to an
Idle state.
However, two master devices may try to initiate a trans-
mission on or about the same time. When this occurs,
the process of arbitration begins. Each transmitter
checks the level of the SDAx data line and compares it
to the level that it expects to find. The first transmitter to
observe that the two levels don't match, loses arbitra-
tion, and must stop transmitting on the SDAx line.
For example, if one transmitter holds the SDAx line to
a logical one (lets it float) and a second transmitter
holds it to a logical zero (pulls it low), the result is that
the SDAx line will be low. The first transmitter then
observes that the level of the line is different than
expected and concludes that another transmitter is
communicating.
The first transmitter to notice this difference is the one
that loses arbitration and must stop driving the SDAx
line. If this transmitter is also a master device, it also
must stop driving the SCLx line. It then can monitor the
lines for a Stop condition before trying to reissue its
transmission. In the meantime, the other device that
has not noticed any difference between the expected
and actual levels on the SDAx line continues with it's
original transmission. It can do so without any compli-
cations, because so far, the transmission appears
exactly as expected with no other transmitter disturbing
the message.
Slave Transmit mode can also be arbitrated, when a
master addresses multiple slaves, but this is less com-
mon.
If two master devices are sending a message to two dif-
ferent slave devices at the address stage, the master
sending the lower slave address always wins arbitra-
tion. When two master devices send messages to the
same slave address, and addresses can sometimes
refer to multiple slaves, the arbitration process must
continue into the data stage.
Arbitration usually occurs very rarely, but it is a neces-
sary process for proper multi-master support.
相关PDF资料
PDF描述
MS3110F14-19S CONN RCPT 19POS WALL MNT W/SCKT
VI-B7H-IX-F1 CONVERTER MOD DC/DC 52V 75W
MS3116F14-19SY CONN PLUG 19POS STRAIGHT W/SCKT
XR17D158IV IC UART PCI BUS OCTAL 144LQFP
VI-B7H-IW-F4 CONVERTER MOD DC/DC 52V 100W
相关代理商/技术参数
参数描述
ATMEGA324P-B15MZ 功能描述:8位微控制器 -MCU 32KB FLASH AUTO 125Deg revision B RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ATMEGA324PB-AN 功能描述:IC MCU 8BIT 32KB FLASH 44TQFP 制造商:microchip technology 系列:AVR? ATmega 包装:托盘 零件状态:在售 核心处理器:AVR 核心尺寸:8-位 速度:20MHz 连接性:I2C,SPI,UART/USART 外设:欠压检测/复位,POR,PWM,WDT I/O 数:39 程序存储容量:32KB(16K x 16) 程序存储器类型:闪存 EEPROM 容量:1K x 8 RAM 容量:2K x 8 电压 - 电源(Vcc/Vdd):1.8 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器类型:内部 工作温度:-40°C ~ 105°C(TA) 封装/外壳:44-TQFP 供应商器件封装:44-TQFP 标准包装:160
ATMEGA324PB-ANR 功能描述:IC MCU 8BIT 32KB FLASH 44TQFP 制造商:microchip technology 系列:AVR? ATmega 包装:剪切带(CT) 零件状态:在售 核心处理器:AVR 核心尺寸:8-位 速度:20MHz 连接性:I2C,SPI,UART/USART 外设:欠压检测/复位,POR,PWM,WDT I/O 数:39 程序存储容量:32KB(16K x 16) 程序存储器类型:闪存 EEPROM 容量:1K x 8 RAM 容量:2K x 8 电压 - 电源(Vcc/Vdd):1.8 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器类型:内部 工作温度:-40°C ~ 105°C(TA) 封装/外壳:44-TQFP 供应商器件封装:44-TQFP 标准包装:1
ATMEGA324PB-AU 功能描述:IC MCU 8BIT 32KB FLASH 44TQFP 制造商:microchip technology 系列:AVR? ATmega 包装:散装 零件状态:在售 核心处理器:AVR 核心尺寸:8-位 速度:20MHz 连接性:I2C,SPI,UART/USART 外设:欠压检测/复位,POR,PWM,WDT I/O 数:39 程序存储容量:32KB(16K x 16) 程序存储器类型:闪存 EEPROM 容量:1K x 8 RAM 容量:2K x 8 电压 - 电源(Vcc/Vdd):1.8 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器类型:内部 工作温度:-40°C ~ 85°C(TA) 封装/外壳:44-TQFP 供应商器件封装:44-TQFP 标准包装:160
ATMEGA324PB-AUR 功能描述:IC MCU 8BIT 32KB FLASH 44TQFP 制造商:microchip technology 系列:AVR? ATmega 包装:带卷(TR) 零件状态:在售 核心处理器:AVR 核心尺寸:8-位 速度:20MHz 连接性:I2C,SPI,UART/USART 外设:欠压检测/复位,POR,PWM,WDT I/O 数:39 程序存储容量:32KB(16K x 16) 程序存储器类型:闪存 EEPROM 容量:1K x 8 RAM 容量:2K x 8 电压 - 电源(Vcc/Vdd):1.8 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器类型:内部 工作温度:-40°C ~ 85°C(TA) 封装/外壳:44-TQFP 供应商器件封装:44-TQFP 标准包装:2,000