- 您现在的位置：买卖IC网 > PDF目录11825 > ATMEGA325V-8AUR (Atmel)MCU AVR 32K FLASH 8MHZ 64TQFP PDF资料下载
参数资料
| 型号： | ATMEGA325V-8AUR |
| 厂商： | Atmel |
| 文件页数： | 43/85页 |
| 文件大小： | 0K |
| 描述： | MCU AVR 32K FLASH 8MHZ 64TQFP |
| 产品培训模块： | megaAVR Introduction |
| 标准包装： | 1,000 |
| 系列： | AVR® ATmega |
| 核心处理器： | AVR |
| 芯体尺寸： | 8-位 |
| 速度： | 8MHz |
| 连通性： | SPI，UART/USART，USI |
| 外围设备： | 欠压检测/复位，POR，PWM，WDT |
| 输入/输出数： | 54 |
| 程序存储器容量： | 32KB（16K x 16） |
| 程序存储器类型： | 闪存 |
| EEPROM 大小： | 1K x 8 |
| RAM 容量： | 2K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 1.8 V ~ 5.5 V |
| 数据转换器： | A/D 8x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 64-TQFP |
| 包装： | 带卷 (TR) |
| 其它名称： | ATMEGA325V-8AUR-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页当前第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页
2010-2011 Microchip Technology Inc.
Preliminary
DS41419C-page 265
PIC16(L)F1824/1828
25.5.3
SLAVE TRANSMISSION
When the R/W bit of the incoming address byte is set
and an address match occurs, the R/W bit of the
SSP1STAT register is set. The received address is
loaded into the SSP1BUF register, and an ACK pulse
is sent by the slave on the ninth bit.
Following the ACK, slave hardware clears the CKP bit
and the SCL pin is held low (see Section 25.5.6
“Clock Stretching” for more detail). By stretching the
clock, the master will be unable to assert another clock
pulse until the slave is done preparing the transmit
data.
The transmit data must be loaded into the SSP1BUF
register which also loads the SSP1SR register. Then
the SCL pin should be released by setting the CKP bit
of the SSP1CON1 register. The eight data bits are
shifted out on the falling edge of the SCL input. This
ensures that the SDA signal is valid during the SCL
high time.
The ACK pulse from the master-receiver is latched on
the rising edge of the ninth SCL input pulse. This ACK
value is copied to the ACKSTAT bit of the SSP1CON2
register. If ACKSTAT is set (not ACK), then the data
transfer is complete. In this case, when the not ACK is
latched by the slave, the slave goes idle and waits for
another occurrence of the Start bit. If the SDA line was
low (ACK), the next transmit data must be loaded into
the SSP1BUF register. Again, the SCL pin must be
released by setting bit CKP.
An MSSP1 interrupt is generated for each data transfer
byte. The SSP1IF bit must be cleared by software and
the SSP1STAT register is used to determine the status
of the byte. The SSP1IF bit is set on the falling edge of
the ninth clock pulse.
25.5.3.1
Slave Mode Bus Collision
A slave receives a read request and begins shifting
data out on the SDA line. If a bus collision is detected
and the SBCDE bit of the SSP1CON3 register is set,
the BCL1IF bit of the PIRx register is set. Once a bus
collision is detected, the slave goes Idle and waits to be
addressed again. User software can use the BCL1IF bit
to handle a slave bus collision.
25.5.3.2
7-bit Transmission
A master device can transmit a read request to a
slave, and then clock data out of the slave. The list
below outlines what software for a slave will need to
do
to
accomplish
a
standard
transmission.
Figure 25-17 can be used as a reference to this list.
1.
Master sends a Start condition on SDA and
SCL.
2.
S bit of SSP1STAT is set; SSP1IF is set if inter-
rupt on Start detect is enabled.
3.
Matching address with R/W bit set is received by
the Slave setting SSP1IF bit.
4.
Slave hardware generates an ACK and sets
SSP1IF.
5.
SSP1IF bit is cleared by user.
6.
Software reads the received address from
SSP1BUF, clearing BF.
7.
R/W is set so CKP was automatically cleared
after the ACK.
8.
The slave software loads the transmit data into
SSP1BUF.
9.
CKP bit is set releasing SCL, allowing the mas-
ter to clock the data out of the slave.
10. SSP1IF is set after the ACK response from the
master is loaded into the ACKSTAT register.
11. SSP1IF bit is cleared.
12. The slave software checks the ACKSTAT bit to
see if the master wants to clock out more data.
13. Steps 9-13 are repeated for each transmitted
byte.
14. If the master sends a not ACK; the clock is not
held, but SSP1IF is still set.
15. The master sends a Restart condition or a Stop.
16. The slave is no longer addressed.
Note 1: If the master ACKs the clock will be
stretched.
2: ACKSTAT is the only bit updated on the
rising edge of SCL (9th) rather than the
falling.
相关PDF资料 |
PDF描述 |
|---|---|
| MS27499E18A11S | CONN RCPT 11POS BOX MNT W/SCKT |
| VI-23B-IY | CONVERTER MOD DC/DC 95V 50W |
| MS3121F-10-6S | CONN RECEPT 6POS W/SOCKT CRIMP |
| MS27656T23B21P | CONN RCPT 21POS WALL MNT W/PINS |
| AT89C5130A-RDRUM | MCU 8051 16K FLASH USB 64-VQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ATmega325V-8MI | 功能描述:8位微控制器 -MCU AVR 32K FLASH 1K EE 2K SRAM ADC 1.8V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ATmega325V-8MU | 功能描述:8位微控制器 -MCU AVR 32K FLASH 1K EE 2K SRAM ADC 1.8V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ATMEGA325V-8MUR | 功能描述:8位微控制器 -MCU AVR 32K FLSH 2K SRAM 1KB EE-8MHz IND,1.8V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ATMEGA328 | 制造商:Arduino 功能描述:Atmel Atmega328 MCU w/Arduino bootloader |
| ATMEGA328-AU | 功能描述:8位微控制器 -MCU AVR 32K FLSH 1K EE2K SRAM-20MHz IND RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。