参数资料
| 型号： | BA823F-E2 |
| 厂商： | Rohm Semiconductor |
| 文件页数： | 5/11页 |
| 文件大小： | 0K |
| 描述： | IC DRIVER SER/PAR I/O 8BIT SOP16 |
| 标准包装： | 1 |
| 类型： | 驱动器 |
| 驱动器/接收器数： | 8/0 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-SOP |
| 包装： | 标准包装 |
| 产品目录页面： | 1369 (CN2011-ZH PDF) |
| 其它名称： | BA823F-E2DKR |
BA823F
Technical Note
3/8
www.rohm.com
2009.06 - Rev.A
2009 ROHM Co., Ltd. All rights reserved.
●Block diagram
●Pin descriptions
Pin No.
Pin Name
Symbol
Function
2
SHIFT PULSE
C
Shift pulse of shift register
15
DATA INPUT
D1
Data input of shift register is stored during the shift pulse rise time.
1
STROBE
S
When “1” is effective, the content of shift register is outputted.
12
OUTPUT
0
“0” is effective when the content of register is “1” on the 1st bit is outputted.
11
OUTPUT
1
“0” is effective when the content of register is “1” on the 2nd bit is outputted.
10
OUTPUT
2
“0” is effective when the content of register is “1” on the 3rd bit is outputted.
9
OUTPUT
3
“0” is effective when the content of register is “1” on the 4th bit is outputted.
8
OUTPUT
4
“0” is effective when the content of register is “1” on the 5th bit is outputted.
7
OUTPUT
5
“0” is effective when the content of register is “1” on the 6tht bit is outputted.
6
OUTPUT
6
“0” is effective when the content of register is “1” on the 7tht bit is outputted.
5
OUTPUT
7
“0” is effective when the content of register is “1” on the 8th bit is outputted.
3
DATA OUTPUT
Do
Data having passed through the output circuit of
7 becomes the input of the next stage
16
VCC
5.0V .is used normally (±10%)
13
GND
GND1
Especially, GND of the output circuit of
0~ 3
4
GND
GND2
Especially, GND of the output circuit of
4~ 7
14
GND
GND(Dig)
Especially, GND of the logic circuit
●Description of operation
BA823 is configured internally as shown in the block diagram. Terminals of clock C, data D1, and strobe S are used as input.
Data input is synchronized with the clock, read serially during the rise time and latched at the rise time edge of the shifted
shift register. The content of the set shift register appears on the output terminal of
0~ 7 when the strobe is input, as
shown in the time chart of Fig.5. Pulse width is the same as that of the strobe input pulse.
Data output terminal D0, is a terminal used for cascade connection of the IC, where the output of the final stage of the shift
register has appeared, and is connected to the next data input terminal D1. In this case, when the clock and the strobe are
used in conjunction, output terminal can be increased by 8 bits at a time.
1
15
2
16
3
13
4
14
12
11
10
9
8
7
6
5
DATA OUTPUT
DO
GND1
GND2
GND
(Dig)
VCC
STROBE INPUT
S
DATA INPUT
D4
SHIFT PULSE
C
0
1
2
3
4
5
6
7
相关PDF资料 |
PDF描述 |
|---|---|
| BA829 | IC DRIVER SER/PAR I/O 8BIT DIP18 |
| BBT3420-SN | TXRX QUAD MULTI-RATE 289-EBGA |
| BD3843FS-E2 | IC SOUND PROCESSOR 6CH 24SSOP |
| BD9251FV-E2 | IC PREAMP HBD PIR SENSOR 14-SSOP |
| BGF 104C E6327 | IC HSMMC FILTER/ESD PROT S-WLP-6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BA8240F | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Interface IC |
| BA8240FS | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Interface IC |
| BA8270F | 制造商:ROHM 制造商全称:Rohm 功能描述:Bus interface for car audio |
| BA8270F-E2 | 功能描述:IC INTERFACE BUS SOP14 TR RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| BA8270FV | 制造商:未知厂家 制造商全称:未知厂家 功能描述:オーディオLSI |
发布紧急采购，3分钟左右您将得到回复。