参数资料
| 型号： | BD35221EFV-E2 |
| 厂商： | Rohm Semiconductor |
| 文件页数： | 19/21页 |
| 文件大小： | 0K |
| 描述： | IC REG LDO 1.2V 4A HTSSOP-B20 |
| 标准包装： | 2,500 |
| 稳压器拓扑结构： | 正，固定式 |
| 输出电压： | 1.2V |
| 输入电压： | 1.25 V ~ 5.5 V |
| 稳压器数量： | 1 |
| 电流 - 输出： | 4A（最小） |
| 工作温度： | -10°C ~ 100°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-VSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-HTSSOP-B |
| 包装： | 带卷 (TR) |
11. Regarding input pin of the IC
This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated.
P-N junctions are formed at the intersection of these P layers with the N layers of other elements, creating a parasitic diode
or transistor. For example, the relation between each potential is as follows:
When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.
When GND > Pin B, the P-N junction operates as a parasitic transistor.
Parasitic diodes can occur inevitable in the structure of the IC. The operation of parasitic diodes can result in mutual
interference among circuits, operational faults, or physical damage. Accordingly, methods by which parasitic diodes operate,
such as applying a voltage that is lower than the GND (P substrate) voltage to an input pin, should not be used.
Resistor
Transistor (NPN)
Pin A
Pin B
C
B
Pin B
Pin A
E
N
P +
N
P
P +
N
P substrate
Parasitic
element
N
P +
N
P
P +
N
P substrate
B
C
E
Parasitic
element
Parasitic element
GND
Parasitic element
GND
GND
GND
Other adjacent elements
Example of IC structure
12. Ground Wiring Pattern.
When using both small signal and large current GND patterns, it is recommended to isolate the two ground patterns, placing
a single ground point at the ground potential of application so that the pattern wiring resistance and voltage variations
caused by large currents do not cause variations in the small signal ground voltage. Be careful not to change the GND
wiring pattern of any external components, either.
● Heat Dissipation Characteristics
◎ HTSSOP-B20
4
70mm × 70mm × 1.6mm (PCB with Thermal Via)
3
2
1
④ 3.2W
③ 2.31W
② 1.45W
① 1W
① 1 layer substrate (substrate surface copper foil area:0mm × 0mm)
θ j-a=125 ℃ /W
② 2 layer substrate (substrate surface copper foil area:15mm × 15mm)
θ j-a=86.2 ℃ /W
③ 2 layer substrate (substrate surface copper foil area:15mm × 15mm)
θ j-a=54.1 ℃ /W
④ 4 layer substrate (substrate surface copper foil area:70mm × 70mm)
θ j-a=39.1 ℃ /W
0
25
50
75
100
125
150
Ambient Temperature:Ta [ ℃ ]
(HTSSOP-B20)
19/20
相关PDF资料 |
PDF描述 |
|---|---|
| HCC28DRAH | CONN EDGECARD 56POS R/A .100 SLD |
| BD35222EFV-E2 | IC REG LDO 1.5V 4A HTSSOP-B20 |
| LT1117CST-5#TRPBF | IC REG LDO 5V .8A SOT-223 |
| GBB91DHNN-S621 | CONN EDGECARD 182POS .050 SOLDER |
| GBB91DHND-S621 | CONN EDGECARD 182POS .050 SOLDER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BD35222EFV | 制造商:ROHM 制造商全称:Rohm 功能描述:Ultra Low Dropout Linear Regulators(4A) for Desktop PC |
| BD35222EFV-E2 | 功能描述:IC REG LDO 1.5V 4A HTSSOP-B20 RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 产品培训模块:More Information on LDOs 标准包装:50 系列:- 稳压器拓扑结构:正，固定式 输出电压:3.3V 输入电压:最高 15V 电压 - 压降（标准）:1.1V @ 800mA 稳压器数量:1 电流 - 输出:800mA 电流 - 限制（最小）:800mA 工作温度:0°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-4，D²Pak（3 引线+接片），TO-263AA 供应商设备封装:D2PAK-3 包装:管件 |
| BD3522EFV | 制造商:ROHM 制造商全称:Rohm 功能描述:Ultra Low Dropout Linear Regulators(4A) for Desktop PC |
| BD3522EFV_08 | 制造商:ROHM 制造商全称:Rohm 功能描述:Ultra Low Dropout Linear Regulators(4A) for Desktop PC |
| BD3522EFV-E2 | 功能描述:IC REG LDO ADJ 4A HTSSOP-B20 RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 产品培训模块:More Information on LDOs 标准包装:50 系列:- 稳压器拓扑结构:正，固定式 输出电压:3.3V 输入电压:最高 15V 电压 - 压降（标准）:1.1V @ 800mA 稳压器数量:1 电流 - 输出:800mA 电流 - 限制（最小）:800mA 工作温度:0°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-4，D²Pak（3 引线+接片），TO-263AA 供应商设备封装:D2PAK-3 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。