参数资料
型号: BR24L32FVT-WE2
厂商: Rohm Semiconductor
文件页数: 13/41页
文件大小: 0K
描述: IC EEPROM 32KBIT 400KHZ 8TSSOP
标准包装: 1
格式 - 存储器: EEPROMs - 串行
存储器类型: EEPROM
存储容量: 32K (4K x 8)
速度: 400kHz
接口: I²C,2 线串口
电源电压: 1.8 V ~ 5.5 V
工作温度: -40°C ~ 85°C
封装/外壳: 8-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 8-TSSOP-B
包装: 标准包装
产品目录页面: 1379 (CN2011-ZH PDF)
其它名称: BR24L32FVT-WE2DKR
BR24L □□ -W Series,BR24S □□□ -W Series
Technical Note
● Read Command
○ Read cycle
Data of EEPROM is read. In read cycle, there are random read cycle and current read cycle.
Random read cycle is a command to read data by designating address, and is used generally.
Current read cycle is a command to read data of internal address register without designating address, and is used
when to verify just after write cycle. In both the read cycles, sequential read cycle is available, and the next address
data can be read in succession.
S
T
A
R
T
SLAVE
ADDRESS
W
R
I
T
E
W ORD
A D D R E S S (n )
S
T
A
R
T
SLAVE
ADDRESS
R
E
A
D
D A TA (n )
S
T
O
P
It is necessary to input 'H' to
the last ACK.
SDA
L IN E
1 0 1 0 A 2 A 1 A 0
N o te )
WA
7
R A *1
/ C
W K
WA
0
A
C
K
1 0 1 0 A 2 A 1 A 0
R A
/ C
W K
D7
D0
A
C
K
*1 As for WA7, BR24L01A-W become Don’t care.
Fig.43 Random read cycle (BR24L01A/02/04/08/16-W)
SDA
LINE
S
T
A
R
T
SLAVE
ADDRESS
1 0 1 0 A2 A1 A0
W
R
I
T
E
1st WORD
ADDRESS(n)
WA WA
* * *
12 11
2nd WORD
ADDRESS(n)
WA
0
S
T
A
R
T
SLAVE
ADDRESS
1 0 1 0 A2 A1 A0
R
E
A
D
D7
DATA(n)
D0
S
T
O
P
Note)
R A
/ C
W K
* 1
A
C
K
A
C
K
R A
/ C
W K
A
C
K
*1 As for WA12, BR24L32-W become Don’t care.
Fig.44 Random read cycle (BR24L32/64 -W)
S
T
A
R
T
S LA V E
ADDRESS
R
E
A
D
D A TA (n )
S
T
O
P
It is necessary to input 'H' to
the last ACK.
SDA
L IN E
1 0 1 0 A 2 A 1 A 0
N o te)
R A
/ C
W K
D7
D0
A
C
K
Fig.45 Current read cycle
SDA
LINE
S
T
A
R
T
SLAVE
ADDRESS
1 0 1 0 A2 A1 A0
Note )
R
E
A
D
R A
/ C
W K
D7
DATA(n)
D0
A
C
K
A
C
K
D7
DATA(n+x)
D0
A
C
K
S
T
O
P
Fig.46 Sequential read cycle (in the case of current read cycle)
? In random read cycle, data of designated word address can be read.
? When the command just before current read cycle is random read cycle, current read cycle (each including sequential
read cycle), data of incremented last read address (n)-th address, i.e., data of the (n+1)-th address is output.
? When ACK signal 'LOW' after D0 is detected, and stop condition is not sent from master ( μ -COM) side, the next
address data can be read in succession.
? Read cycle is ended by stop condition where 'H' is input to ACK signal after D0 and SDA signal is started at SCL signal 'H' .
? When 'H' is not input to ACK signal after D0, sequential read gets in, and the next data is output.
Therefore, read command cycle cannot be ended. When to end read command cycle, be sure input stop condition to
input 'H' to ACK signal after D0, and to start SDA at SCL signal 'H'.
? Sequential read is ended by stop condition where 'H' is input to ACK signal after arbitrary D0 and SDA is started at
SCL signal 'H'.
Note)
*1 *2 *3
1 0 1 0 A 2 A 1 A 0
*1 In BR24L16-W, A2 becomes P2.
*2 In BR24L08-W, BR24L16-W, A1 becomes P1.
*3 In BR24L04-W, A0 becomes PS, and in BR24L08-W and BR24L16-W, A0 becomes P0.
Fig.47 Difference of slave address of each type
www.rohm.com
? 2009 ROHM Co., Ltd. All rights reserved.
13/40
2009.09 - Rev.D
相关PDF资料
PDF描述
EPF8452ALC84-4 IC FLEX 8000A FPGA 4K 84-PLCC
AGL125V2-CS196I IC FPGA 1KB FLASH 125K 196-CSP
AGL125V2-CSG196I IC FPGA 1KB FLASH 125K 196-CSP
BR25S128F-WE2 IC EEPROM SPI 128KB 20MHZ 8-SOP
A3P250-2FGG256 IC FPGA 1KB FLASH 250K 256-FBGA
相关代理商/技术参数
参数描述
BR24L32FVT-WTR 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Series EEPROMs I2C BUS
BR24L32FV-W 制造商:未知厂家 制造商全称:未知厂家 功能描述:Serial 2 Wire Interface (I2C BUS Type)
BR24L32FV-WE2 功能描述:电可擦除可编程只读存储器 SRL 4KX8 BIT RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8
BR24L32FV-WTR 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Series EEPROMs I2C BUS
BR24L32F-W 制造商:ROHM Semiconductor 功能描述:IC,Memory,EEPROM,Serial SOP8 4Kx8 SERIA