- 您现在的位置：买卖IC网 > PDF目录4539 > BR24T32NUX-WTR (Rohm Semiconductor)IC EEPROM I2C 32K 400KHZ 8-VSON PDF资料下载
参数资料
| 型号： | BR24T32NUX-WTR |
| 厂商： | Rohm Semiconductor |
| 文件页数： | 12/22页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM I2C 32K 400KHZ 8-VSON |
| 标准包装： | 1 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 32K (4K x 8) |
| 速度： | 400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 1.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-UFDFN 裸露焊盘 |
| 供应商设备封装： | VSON008X2030 |
| 包装： | 标准包装 |
| 其它名称： | BR24T32NUX-WDKR |
BR24T □□□□ Series
Technical Note
● Software reset
Software reset is executed when to avoid malfunction after power on, and to reset during command input. Software reset
has several kinds, and 3 kinds of them are shown in the figure below. (Refer to Fig.48-(a), Fig.48-(b), Fig.48-(c).) In
dummy clock input area, release the SDA bus ('H' by pull up). In dummy clock area, ACK output and read data '0' (both 'L'
level) may be output from EEPROM, therefore, if 'H' is input forcibly, output may conflict and over current may flow, leading
to instantaneous power failure of system power source or influence upon devices.
Dummy clock×14
Start×2
SCL
1
2
13
14
Normal command
SDA
Normal command
Fig.48-(a) The case of dummy clock +START+START+ command input
Start
Dummy clock × 9
Start
SCL
1
2
8
9
Normal command
SDA
Normal command
Fig.48-(b) The case of START +9 dummy clocks +START+ command input
Start × 9
SCL
1
2
3
7
8
9
Normal command
SDA
SD
Normal command
Fig.48-(c) START×9+ command input
※ Start command from START input.
● Acknowledge polling
During internal write execution, all input commands are ignored, therefore ACK is not sent back. During internal automatic
write execution after write cycle input, next command (slave address) is sent, and if the first ACK signal sends back 'L', then
it means end of write action, while if it sends back 'H', it means now in writing. By use of acknowledge polling, next
command can be executed without waiting for tWR = 5ms.
When to write continuously, R / W = 0, when to carry out current read cycle after write, slave address R / W = 1 is sent,
and if ACK signal sends back 'L', then execute word address input and data output and so forth.
First write command
During internal write,
ACK = HIGH is sent back.
S
T
A
R
T
Write command
S
T
O
P
S
T Slave
A
R address
T
A
C
K
H
S
T Slave
A
R address
T
A
C
K
H
…
tWR
Second write command
…
S
T Slave
A
R address
T
A
C
K
H
S
T Slave
A
R address
T
A
C
K
L
Word
address
A
C
K
L
Data
A
C
K
L
S
T
O
P
tWR
After completion of internal write,
ACK=LOW is sent back, so input
next word address and data in
succession.
Fig.49 Case to continuously write by acknowledge polling
www.rohm.com
? 2011 ROHM Co., Ltd. All rights reserved.
12/21
2011.03 - Rev.A
相关PDF资料 |
PDF描述 |
|---|---|
| AGLN030V5-ZVQG100I | IC FPGA NANO 1KB 30K 100VQFP |
| HBC65DRYN-S93 | CONN EDGECARD 130PS DIP .100 SLD |
| AGL030V2-VQ100 | IC FPGA 1KB FLASH 30K 100-VQFP |
| HMC35DRYH-S93 | CONN EDGECARD 70POS DIP .100 SLD |
| HBC65DRYH-S93 | CONN EDGECARD 130PS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BR24T32NUX-WTR(G) | 制造商:ROHM Semiconductor 功能描述: |
| BR24T32-W | 制造商:ROHM Semiconductor 功能描述: |
| BR24T512FJWGE2 | 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Serial EEPROMs |
| BR24T512FJWGTR | 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Serial EEPROMs |
| BR24T512FVJFVMWGE2 | 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Serial EEPROMs |
发布紧急采购，3分钟左右您将得到回复。