- 您现在的位置：买卖IC网 > PDF目录223464 > BU-61843F3 (DATA DEVICE CORP) 2 CHANNEL(S), MIL-STD-1553 CONTROLLER, CQFP72 PDF资料下载
参数资料
| 型号： | BU-61843F3 |
| 厂商： | DATA DEVICE CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), MIL-STD-1553 CONTROLLER, CQFP72 |
| 封装： | 1 X 1 INCH, CERAMIC, FP-72 |
| 文件页数： | 3/8页 |
| 文件大小： | 89K |
| 代理商： | BU-61843F3 |
3
The operation of the Enhanced Mini-ACE message
sequence control is illustrated in Figure 2. The BC message
sequence control involves an instruction list pointer register;
an instruction list, which contains multiple 2-word entries;
a message control/status stack, which contains multiple
8-word or 10-word descriptors; and data blocks for
individual messages.
The instruction list pointer register is initialized by the host
processor, and is incremented by the BC message
sequence control processor. During operation, the message
sequence control processor fetches the operation refer-
enced by the message sequence control program counter
register.
Op Codes
The instruction list pointer references a pair of words in the
instruction list: an op code word, followed by a parameter
word. The format of the op code word, which is illustrated in
Figure 3, includes a 5-bit op code field and a 5-bit condition
code field. The op code identifies the instruction to be
executed by the BC message sequence controller. Most of
the operations are conditional, with execution dependent on
the contents of the condition code field. The condition code
field identifies the particular condition and its logic sense
("1" or "0") on which the conditional execution is dependent.
Table 1 lists all the op codes, along with their acronym, code
value, and parameter. Table 2 defines the condition codes.
As shown in Table 1, many of the operations include a
single-word parameter. For an XEQ (execute message)
operation, the parameter is a pointer to the start of the
message's control/status block. For other operations, the
parameter may be an address, a time value, an interrupt
pattern, a mechanism to set or clear general purpose flag
bits, or an immediate value. For several op codes, the para-
meter is "don't care" (not used).
As described above, some of the op codes will cause the
message sequence control processor to execute messages.
In this case, the parameter references the first word of a
message control/status block. With the exception of
RT-to-RT transfer messages, all message status/control
blocks are eight words long: a block control word, time-to-
next-message parameter, data block pointer, command
word, status word, loopback word, block status word, and
time tag word.
OP CODE
DATA BLOCK
MESSAGE
CONTROL/STATUS
PARAMETER
(POINTER)
BLOCK
BC INSTRUCTION
LIST
BC INSTRUCTION
LIST POINTER REGISTER
BC CONTROL
WORD
COMMAND WORD
(Rx Command for
RT-to-RT transfer)
DATA BLOCK POINTER
TIME-TO-NEXT MESSAGE
TIME TAG WORD
BLOCK STATUS WORD
LOOPBACK WORD
RT STATUS WORD
2nd (Tx) COMMAND WORD
(for RT-to-RT transfer)
2nd RT STATUS WORD
(for RT-to-RT transfer)
INITIALITIZE BY REGISTER
0D (RD/WR); READ CURRENT
VALUE VIA REGISTER 03
(RD ONLY)
Figure 2. BC Message Sequence Control
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
1
OpCode Field
0
1
0
1
0
Condition Code Field
Instructions
(acronym, op-code)
Parameter
Execute Message (XEQ - 01h)
Message control/status block address
Jump (JMP - 02h)
Instruction list jump address
Subroutine Call (CAL - 03h)
Instruction list call address
Subroutine Return (RTN - 04h)
---
Generate Interrupt (IRQ - 06h)
Interrupt bit pattern
Halt (HLT - 07h)
---
Delay (DLY - 08h)
Delay time
Wait until frame time = 0 (WTF - 09h)
---
Compare to Frame Time Counter
(CFT - 0Ah)
Time value
Compare to Message Time Counter
(CMT - 0Bh)
Time value
Set/Clear/Toggle General Purpose Flag
Bits (FLG - 0Ch)
Set/clear bits
Time Tag Counter <--- Time Value
(LTT – 0Dh)
Time Value
Frame Time Register <--- Time Value
(LFT - 0Eh)
Time Value
Start Frame Time Counter
(SFT - 0Fh)
---
GP Queue <--- Time Tag Register
(PTT – 10h)
---
GP Queue <--- Block Status Word
(PBS – 11h)
---
GP Queue <--- Immediate
(PSI - 12h)
Immediate value
GP Queue <--- Data (memory address)
(PSM - 13h)
Memory address
Wait until external trigger 0 --->1
(WTG – 14h)
---
Execute and Flip
(XQF - 15h)
Message control/status block address
Trap (TRP - 00h, 16h-1Fh)
---
Table 1. BC Instructions for Message Sequence Control
Figure 3. BC Op Code Format
相关PDF资料 |
PDF描述 |
|---|---|
| BU-61860B3-601 | 2 CHANNEL(S), MIL-STD-1553 CONTROLLER, PBGA128 |
| BU-63825D1-301 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-63925F0-200 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70 |
| BU-63925G6-190 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-63825D3-200 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BU-61843F3-100 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| BU-61843F3-110 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| BU-61843F4-100 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| BU-61843F4-110 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| BU-61843G3-100 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
发布紧急采购，3分钟左右您将得到回复。