- 您现在的位置：买卖IC网 > PDF目录223464 > BU-63825D1-301 (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 PDF资料下载
参数资料
| 型号： | BU-63825D1-301 |
| 厂商： | DATA DEVICE CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| 封装： | CERAMIC, DIP-70 |
| 文件页数： | 16/48页 |
| 文件大小： | 405K |
| 代理商： | BU-63825D1-301 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
23
Data Device Corporation
www.ddc-web.com
BU-63825
C-02/06-0
PROCESSOR AND MEMORY INTERFACE
The Sp’ACE II terminals provide much flexibility for interfacing to
a host processor and optional external memory. FIGURE 1
shows that there are 14 control signals, 6 of which are dual pur-
pose, for the processor/memory interface. FIGURES 9 through
14 illustrate six of the configurations that may be used for inter-
facing the BU-63825 to a host processor bus. The various possi-
ble configurations serve to reduce to an absolute minimum the
amount of glue logic required to interface to 8-, 16-, and 32-bit
processor buses. Also included are features to facilitate interfac-
ing to processors that do not have a “wait state” type of hand-
shake acknowledgment. Finally, the Sp’ACE II supports a reliable
interface to an external dual port RAM. This type of interface min-
imizes the portion of the available processor bandwidth required
to access the 1553 RAM.
The 16-bit buffered mode (FIGURE 9) is the most common con-
figuration used. It provides a direct, shared RAM interface to a
16-bit or 32-bit microprocessor. In this mode, the Sp’ACE II’s
internal address and data buffers provide the necessary isolation
between the host processor’s address and data buses and the
corresponding internal memory buses. In the buffered mode, the
1553 shared RAM address space limit is the BU-63825’s 16K
words of internal RAM. The 16-bit buffered mode provides a pair
of pin-programmable options:
(1) The logic sense of the RD/WR control input is selectable by
the POLARITY_SEL input; for example, write when RD/WR is
low for Motorola 680X0 processors; write when RD/WR is high
for the Intel i960 series microprocessors.
(2) By strapping the input signal ZERO WAIT to logic “1”, the
Sp’ACE II terminals may interface to processors that have an
acknowledge type of handshake input to accommodate hard-
ware controlled wait states; most current processor chips have
such an input. In this case, the BU-63825 will assert its READY
output low only after it has latched WRITE data internally or has
presented READ data on D15-D0.
By strapping ZERO WAIT to logic “0”, it is possible to easily inter-
face the BU-63825 to processors that do not have an acknowl-
edge type of handshake input. An example of such a processor
is Analog Device’s ADSP2101 DSP chip. In this configuration,
the processor can clear its strobe output before the completion
of access to the BU-63825 internal RAM or register. In this case,
READY goes high following the rising edge of STRBD and will
stay high until completion of the transfer. READY will normally be
low when ZERO WAIT is low.
Similar to the 16-bit buffered mode, the 16-bit transparent mode
(FIGURE 10) supports a shared RAM interface to a host CPU.
The transparent mode offers the advantage of allowing the buffer
RAM size to be expanded to up to 64K words, using external
RAM. A disadvantage of the transparent mode is that it requires
external address and data buffers to isolate the processor buses
from the memory/BU-63825 buses.
A modified version of the transparent mode involves the use of
dual port RAM, rather than conventional static RAM. Refer to
FIGURE 11. This allows the host to access RAM very quickly, the
only limitation being the access time of the dual port RAM. This
configuration eliminates the BU-63825 arbitration delays for
memory accesses. The worst case delay time occurs only during
a simultaneous access by the host and the BU-63825 1553 logic
to the same memory address. In general, this will occur very
rarely and the Sp’ACE II limits the delay to approximately 250 ns.
FIGURE 12 illustrates the connections for the 16-bit Direct
Memory Access (DMA) mode. In this configuration the host
processor, rather than the Sp’ACE II terminal, arbitrates the use
of the address and data buses. The arbitration involves the two
DMA output signals Request (DTREQ), Acknowledge (DTACK),
and the input signal Grant (DTGRT). The DMA interface allows
the Sp’ACE II components to interface to large amounts of sys-
tem RAM while eliminating the need for external buffers. For sys-
tem address spaces larger than 64K words, it is necessary for
the host processor to provide a page register for the upper
address bits (above A15) when the BU-63825 accesses the
RAM (while asserting (DTACK) low).
The internal RAM is accessible through the standard Sp’ACE II
interface (SELECT, STRBD, READYD, etc). The host CPU may
access external RAM by the Sp’ACE II’s arbitration logic and out-
put control signals, as illustrated in FIGURE 12. Alternatively,
control of the RAM may be shared by both the host processor
and the Sp’ACE II, as illustrated in FIGURE 13. The latter
requires the use of external logic, but allows the processor to
access the RAM directly at the full access speed of the RAM,
rather than waiting for the Sp’ACE II handshake acknowledge
output READY.
FIGURE 14 illustrates the 8-bit buffered mode. This interface
allows a direct connection to 8-bit microprocessors and 8-bit
microcontrollers. As in the 16-bit buffered configuration, the
buffer RAM limit is the BU-63825’s 16K words of internal RAM.
In the 8-bit mode, the host CPU accesses the BU-63825’s inter-
nal registers and RAM by a pair of 8-bit registers embedded in
the Sp’ACE II interface. The 8-bit interface may be further con-
figured
by
three
strappable
inputs:
ZEROWAIT,
POLARITY_SEL,
and
TRIGGER_SEL.
By
connecting
ZEROWAIT to logic “0”, the BU-63825 may be interfaced with
minimal “glue” logic to 8-bit microcontrollers, such as the Intel
8051 series, that do not have an Acknowledge type of hand-
shake input. The programmable inputs POLARITY_SEL and
TRIGGER_SEL allow the BU-63825 to accommodate the differ-
ent byte ordering conventions and “A0” logic sense utilized by dif-
ferent 8-bit processor families.
相关PDF资料 |
PDF描述 |
|---|---|
| BU-63925F0-200 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70 |
| BU-63925G6-190 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-63825D3-200 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-63825G1-300 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-63925D6-191 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BU-63-9 | 功能描述:测试电夹 White Insul Alligato RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black |
| BU-63C-0 | 功能描述:测试电夹 Black Insul Alligato RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black |
| BU-63C-2 | 功能描述:测试电夹 Red Insul Alligator RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black |
| BU-63C-4 | 功能描述:测试电夹 Yellow Insul Alligat RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black |
| BU-63C-5 | 功能描述:测试电夹 Green Insul Alligato RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black |
发布紧急采购，3分钟左右您将得到回复。