- 您现在的位置：买卖IC网 > PDF目录223464 > BU-63925F0-190 (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70 PDF资料下载
参数资料
| 型号： | BU-63925F0-190 |
| 厂商： | DATA DEVICE CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70 |
| 封装： | CERAMIC, DFP-70 |
| 文件页数： | 17/48页 |
| 文件大小： | 405K |
| 代理商： | BU-63925F0-190 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
24
Data Device Corporation
www.ddc-web.com
BU-63825
C-02/06-0
PROCESSOR INTERFACE TIMING
FIGURES 16 and 17 illustrate the timing for the host processor
to access the Sp’ACE II’s internal RAM or registers in the 16-bit,
nonzero wait buffered mode. FIGURE 16 illustrates the 16-bit,
buffered, nonzero wait state mode read cycle timing while
FIGURE 17 shows the 16-bit, buffered, nonzero wait state mode
write cycle timing.
During a CPU transfer cycle, the signals STRB and SELECT
must be sampled low on the rising edge of the system clock to
request access to the BU-63825’s internal shared RAM. The
transfer will begin on the second rising system clock edge when
STRBD is low, provided SELECT is sampled low and the 1553
protocol/memory management unit is not accessing the internal
RAM. The falling edge of the output signal IOEN indicates the
start of the transfer. The Sp’ACE II latches the signals MEM/REG
and RD/WR internally on the first falling clock edge after the start
of the transfer cycle. The address inputs latch internally on the
first rising clock edge after the signal IOEN goes low. Note that
the address lines may be latched at any time using the
ADDR_LAT input signal.
The output signal READYD will be asserted low on the third (or
7th if it’s an internal read) rising system clock edge after IOEN
goes low. The assertion of READYD low indicates to the host
processor that read data is available on the parallel data bus, or
that write data has been stored. At this time, the CPU should
bring the signal STRBD high, completing the transfer cycle.
ADDRESS LATCH TIMING
FIGURE 15 illustrates the operation and timing of the address
input latches for the buffered interface mode. In the transparent
mode, the address buffers are always transparent. Since the
transparent mode requires the use of external buffers, external
address latches would be required to demultiplex a multiplexed
address bus. In the buffered mode however, the Sp’ACE II’s inter-
nal address latches may be used to perform the demultiplexing
function.
The ADDR_LAT input signal controls address latch operation.
When ADDR_LAT is high, the outputs of the latch (which drive
the Sp’ACE II’s internal memory bus) track the state of address
inputs A15 - A00. When low, the internal memory bus remains
latched at the state of A15 - A00 just prior to the falling edge of
ADDR_LAT.
MISCELLANEOUS
SELF-TEST
The BU-63825 products incorporate several self-test features.
These features include an on-line wraparound self-test for all
messages in BC and RT modes, an off-line wraparound self-test
for BC mode, and several other internal self-test features.
The BC/RT on-line loop test involves a wraparound test of the
encoder/decoder and transceiver. The BC off-line self-test
involves the encoder/decoder, but not the transceiver. These
tests entail checking the received version of every transmitted
word for validity (sync, encoding, bit count, parity) and checking
the received version of the last transmitted word for a bit-by-bit
comparison with the encoded word. The loopback test also fails
if there is a timeout of the internal transmitter watchdog timer. A
failure of the loop test results in setting a bit in the message’s
Block Status Word and, if enabled, will result in an interrupt
request. With appropriate host processor software, the BC off-
line test is able to exercise the parallel and serial data paths,
encoder, decoder, and a substantial portion of the BC protocol
and memory management logic.
There are additional built-in self-test features, involving the use
of three configuration register bits and the eight test registers.
This allows a comprehensive test of the M-Rad chip’s internal
logic. These tests include an encoder test, a decoder test, a reg-
ister test, a protocol test, and a test of the fail-safe (transmitter
timeout) timer.
In the test mode, the host processor can emulate arbitrary activ-
ity on the 1553 buses by writing to a pair of test registers. The
test mode can be operated in conjunction with the Word Monitor
mode to facilitate end-to-end self-tests.
相关PDF资料 |
PDF描述 |
|---|---|
| BU-63925G3-190 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-64703F8-300 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP80 |
| BU-64703B4-300 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CBGA80 |
| BU-64703B9-300 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CBGA80 |
| BU-65551M2-300 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, XMA68 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BU-63C-0 | 功能描述:测试电夹 Black Insul Alligato RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black |
| BU-63C-2 | 功能描述:测试电夹 Red Insul Alligator RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black |
| BU-63C-4 | 功能描述:测试电夹 Yellow Insul Alligat RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black |
| BU-63C-5 | 功能描述:测试电夹 Green Insul Alligato RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black |
| BU-63C-6 | 功能描述:测试电夹 Blue Insul Alligator RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black |
发布紧急采购，3分钟左右您将得到回复。