- 您现在的位置：买卖IC网 > PDF目录255989 > BU-65743F3-220 (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP80 PDF资料下载
参数资料
| 型号： | BU-65743F3-220 |
| 厂商： | DATA DEVICE CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP80 |
| 封装： | 0.880 INCH, CERAMIC, QFP-80 |
| 文件页数： | 67/75页 |
| 文件大小： | 532K |
| 代理商： | BU-65743F3-220 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页当前第67页第68页第69页第70页第71页第72页第73页第74页第75页
7
Data Device Corporation
www.ddc-web.com
BU-65743/65843/65863/65864
D-06/04-0
Enhanced BC mode includes a General Purpose Queue, along
with user-defined interrupts.
The PCI Mini-ACE Mark3/Micro-ACE TE RT offers the same
choices of single and circular buffering for individual subad-
dresses as ACE, Mini-ACE(Plus), and Enhanced Mini-ACE. New
enhancements to the RT architecture include a global circular
buffering option for multiple (or all) receive subaddresses, a 50%
rollover interrupt for circular buffers, an interrupt status queue for
logging up to 32 interrupt events, and an option to automatically
initialize to RT mode with the Busy bit set. The interrupt status
queue and 50% rollover interrupt features are also included as
improvements to the PCI Mini-ACE Mark3/Micro-ACE TE's
Monitor architecture.
The PCI Mini-ACE Mark3 series terminals operate over the full
military temperature range of -55 to +125°C. Available screened
to MIL PRF-38534C, the terminals are ideal for military and
industrial processor to 1553 applications.
The PCI Micro-ACE TE terminals operate over an extended tem-
perature range of -40°C to +100°C.
TRANSCEIVERS
The transceivers in the PCI Mini-ACE Mark3 series terminals are
fully monolithic, requiring only a +3.3V power input or a +5V
power input. The transmitters are voltage sources, which provide
improved line driving capability over current sources. This serves
to improve performance on long buses with many taps. The
transmitters also offer an option which satisfies the MIL-STD-
1760 requirement for a minimum of 20 volts peak-to-peak, trans-
former coupled output. The transceivers in the PCI Micro-ACE
TE are only available with the MIL-STD-1760 option.
Besides eliminating the demand for an additional power supply,
the use of a +3.3V only or +5V only transceiver requires the use
of a step-up, rather than a step-down, isolation transformer. This
provides the advantage of higher terminal input impedance than
is possible for a 15 volt or 12 volt transmitter. As a result, there is
a greater margin for the input impedance test, mandated for the
1553 validation test. This characteristic allows for longer cable
lengths between a system connector and the isolation trans-
formers of an embedded 1553 terminal.
To provide compatibility to McAir specs, the PCI Mini-ACE Mark3
is available with an option for transmitters with increased rise and
fall times.
All PCI Micro-ACE TE parts can be operated with external trans-
ceivers. This is achieved by bonding out the required protocol
and transceiver I/O pads to BGA balls. Most applications will use
the internal transceivers, which requires PCB traces to intercon-
nect protocol output balls to transceiver input balls and trans-
ceiver output balls to protocol input balls. These interconnections
are listed in TABLE 71.
The 3.3V transceiver parts also have a SLEEP_IN input.
Asserting SLEEP_IN puts the transceivers into a power saving
mode during which the receiver and transmitter of the trans-
ceivers are disabled.
The receiver sections of the PCI Mini-ACE Mark3/Micro-ACE TE
are fully compliant with MIL-STD-1553B Notice 2 in terms of
front-end overvoltage protection, threshold, common mode
rejection, and word error rate.
PCI REGISTER AND MEMORY ADDRESS
The PCI Interface contains a set of "Type 00h" PCI configuration
registers that are used to map the device into the host system.
There are two Base Address Registers that are used to imple-
ment ACE memory space (BAR0) and register space (BAR1).
The PCI configuration register space is mapped in accordance
with PCI revision 2.2 specifications.
The PCI mini-ACE Mark3 acts as a target and responds to the
following PCI commands:
1111 (Fh)
MEMORY WRITE & INVALIDATE
1110 (Eh)
MEMORY READ LINE
1100 (Ch)
MEMORY READ MULTIPLE
1011 (Bh)
CONFIGURATION WRITE
1010 (Ah)
CONFIGURATION READ
0111 (7h)
MEMORY WRITE
0110 (6h)
MEMORY READ
CODE (C/BE[3:0]#)
COMMAND TYPE
TABLE 2. PCI TARGET COMMAND CODES
The PCI mini-ACE Mark3 does NOT implement the Memory
Read Multiple, Memory Read Line or Memory Write and
Invalidate commands. However, in accordance with PCI rules,
the PCI mini-ACE Mark3 will accept these requests and alias
them to the basic memory commands. For example, Memory
Read Multiple and Memory Read Line commands will be accept-
ed and treated as Memory Read commands. Similarly, the PCI
mini-ACE Mark3 will accept a memory Write and Invalidate com-
mand and treat it as a Memory Write command.
ACE memory is accessed internally in 16-bit words, but memory
is accessed sequentially allowing for 32-bits of data to be read
from the PCI bus. In other words, if a 32-bit PCI read is request-
ed the first 16 bits of data would be read from the requested
internal address, the next 16 bits of data would be read from the
initial internal address + 1, and then the resulting 32-bit double
word would be transferred to the PCI bus. The PCI Mini-ACE
Mark3 supports 32-bit and 16-bit read and write operations, 8 bit
reads will return 16 bit data, and 8 bit writes are illegal and will
cause target-aborts.
相关PDF资料 |
PDF描述 |
|---|---|
| BU-65743F3-310 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP80 |
| BU-65743F8-200 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP80 |
| BU-65743F8-320 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP80 |
| BU3451F-T1 | 4-BIT, MROM, 3.58 MHz, MICROCONTROLLER, PDSO24 |
| B4CACBFREQ3 | QUARTZ CRYSTAL RESONATOR, 26 MHz - 32 MHz |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BU6574FV | 制造商:ROHM 制造商全称:Rohm 功能描述:Silicon monolithic integrated circuit |
| BU6574FV-E2 | 功能描述:IC ANALOG FRONT END SSOP20 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| BU6577FV | 制造商:ROHM 制造商全称:Rohm 功能描述:Silicon monolithic integrated circuit |
| BU6577FV-E2 | 制造商:ROHM Semiconductor 功能描述:ANALOG FRONT END - Tape and Reel |
| BU6581KV | 制造商:未知厂家 制造商全称:未知厂家 功能描述:コミュニケーションLSI |
发布紧急采购，3分钟左右您将得到回复。