- 您现在的位置：买卖IC网 > PDF目录256354 > BX80546PG3400E (INTEL CORP) 32-BIT, 3400 MHz, MICROPROCESSOR, CPGA478 PDF资料下载
参数资料
| 型号： | BX80546PG3400E |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 3400 MHz, MICROPROCESSOR, CPGA478 |
| 封装： | 1.27 MM PITCH, FLIP CHIP, MICRO PGA-478 |
| 文件页数： | 11/80页 |
| 文件大小： | 1845K |
| 代理商： | BX80546PG3400E |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
Datasheet
19
Electrical Specifications
2.6
Asynchronous GTL+ Signals
Legacy input signals (such as A20M#, IGNNE#, INIT#, SMI#, SLP#, and STPCLK#) use CMOS
input buffers. All of these signals follow the same DC requirements as GTL+ signals; however, the
outputs are not actively driven high (during a logical 0-to-1 transition) by the processor. These
signals do not have setup or hold time specifications in relation to BCLK[1:0].
2.7
Test Access Port (TAP) Connection
Due to the voltage levels supported by other components in the Test Access Port (TAP) logic, it is
recommended that the processor be first in the TAP chain and followed by any other components
within the system. A translation buffer should be used to connect to the rest of the chain unless one
of the other components is capable of accepting an input of the appropriate voltage level. Similar
considerations must be made for TCK, TMS, TRST#, TDI, and TDO. Two copies of each signal
may be required, with each driving a different voltage level.
Table 5.
Signal Characteristics
Signals with R
TT
Signals with No R
TT
A[35:3]#, ADS#, ADSTB[1:0]#, AP[1:0]#, BINIT#,
BNR#, BOOTSELECT1, BPRI#, D[63:0]#, DBI[3:0]#,
DBSY#, DEFER#, DP[3:0]#, DRDY#, DSTBN[3:0]#,
DSTBP[3:0]#, HIT#, HITM#, LOCK#, MCERR#,
OPTIMIZED/COMPAT#1, PROCHOT#, REQ[4:0]#,
RS[2:0]#, RSP#, TRDY#
NOTES:
1.
The OPTIMIZED/COMPAT# and BOOTSELECT pins have a 500–5000
pull-up to V
CCVID rather than RTT.
A20M#, BCLK[1:0], BPM[5:0]#, BR0#, BSEL[1:0],
COMP[1:0], FERR#/PBE#, IERR#, IGNNE#, INIT#,
LINT0/INTR, LINT1/NMI, PWRGOOD, RESET#,
SKTOCC#, SLP#, SMI#, STPCLK#, TDO,
TESTHI[12:0], THERMDA, THERMDC,
THERMTRIP#, VID[5:0], VIDPWRGD,
GTLREF[3:0], TCK, TDI, TRST#, TMS
Open Drain Signals2
2.
Signals that do not have R
TT, nor are actively driven to their high-voltage level.
BSEL[1:0], VID[5:0], THERMTRIP#, FERR#/PBE#,
IERR#, BPM[5:0]#, BR0#, TDO
Table 6.
Signal Reference Voltages
GTLREF
VCC/2
VCCVID/2
BPM[5:0]#, LINT0/INTR, LINT1/NMI, RESET#, BINIT#, BNR#,
HIT#, HITM#, MCERR#, PROCHOT#, BR0#, A[35:0]#, ADS#,
ADSTB[1:0]#, AP[1:0]#, BPRI#, D[63:0]#, DBI[3:0]#, DBSY#,
DEFER#, DP[3:0]#, DRDY#, DSTBN[3:0]#, DSTBP[3:0]#,
LOCK#, REQ[4:0]#, RS[2:0]#, RSP#, TRDY#
A20M#, IGNNE#, INIT#,
PWRGOOD1, SLP#,
SMI#, STPCLK#, TCK1,
NOTES:
1.
These signals also have hysteresis added to the reference voltage. See Table 14 for more information.
VIDPWRGD,
BOOTSELECT,
OPTIMIZED/
COMPAT#
相关PDF资料 |
PDF描述 |
|---|---|
| BX80526F900128 | 32-BIT, 900 MHz, MICROPROCESSOR, CPGA370 |
| BU-61580G0-170Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61580G0-300 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61580G1-120K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61580G1-190Y | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BX80546RE2130C S L93R | 制造商:Intel 功能描述:MPU CELERON D RISC 64BIT 90NM 2.13GHZ 478PIN FCUPGA4 - Boxed Product (Development Kits) |
| BX80546RE2400C | 制造商:Intel 功能描述:MPU CELERON D PROCESSOR 320 RISC 64-BIT 90NM 2.4GHZ - Boxed Product (Development Kits) |
| BX80546RE2400C S L87J | 制造商:Intel 功能描述: |
| BX80546RE2800C S L7NW | 制造商:Intel 功能描述:MPU CELERON D RISC 64BIT 90NM 2.8GHZ 478PIN FCUPGA4 - Boxed Product (Development Kits) |
| BX80546RE3066C | 制造商:Intel 功能描述:MPU CELERON D PROCESSOR 345 RISC 64-BIT 90NM 2.93GHZ - Boxed Product (Development Kits) |
发布紧急采购，3分钟左右您将得到回复。