参数资料
型号: BX80546PG3400E
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 3400 MHz, MICROPROCESSOR, CPGA478
封装: 1.27 MM PITCH, FLIP CHIP, MICRO PGA-478
文件页数: 9/80页
文件大小: 1845K
代理商: BX80546PG3400E
Datasheet
17
Electrical Specifications
2.4
Reserved, Unused, and TESTHI Pins
All RESERVED pins must remain unconnected. Connection of these pins to VCC, VSS, or to any
other signal (including each other) can result in component malfunction or incompatibility with
future processors. See Chapter 4 for a pin listing of the processor and the location of all
RESERVED pins.
For reliable operation, always connect unused inputs or bidirectional signals to an appropriate
signal level. In a system level design, on-die termination has been included on the processor to
allow signals to be terminated within the processor silicon. Most unused GTL+ inputs should be
left as no connects since GTL+ termination is provided on the processor silicon. However, see
Table 5 for details on GTL+ signals that do not include on-die termination. Unused active high
inputs should be connected through a resistor to ground (VSS). Unused outputs can be left
unconnected; however, this may interfere with some test access port (TAP) functions, complicate
debug probing, and prevent boundary scan testing. A resistor must be used when tying
bidirectional signals to power or ground. When tying any signal to power or ground, a resistor will
also allow for system testability. For unused GTL+ input or I/O signals, use pull-up resistors of the
same value as the on-die termination resistors (R
TT).
TAP, Asynchronous GTL+ inputs, and Asynchronous GTL+ outputs do not include on-die
termination. Inputs and used outputs must be terminated on the system board. Unused outputs may
be terminated on the system board or left unconnected. Note that leaving unused outputs
unterminated may interfere with some TAP functions, complicate debug probing, and prevent
boundary scan testing. Signal termination for these signal types is discussed in the appropriate
platform design guide.
The TESTHI pins must be tied to the processor VCC using a matched resistor, where a matched
resistor has a resistance value within ±20% of the impedance of the board transmission line traces.
For example, if the trace impedance is 60
, then a value between 48 and 72 is required.
The TESTHI pins may use individual pull-up resistors or be grouped together as detailed below. A
matched resistor must be used for each group:
TESTHI[1:0]
TESTHI[7:2]
TESTHI8 – cannot be grouped with other TESTHI signals
TESTHI9 – cannot be grouped with other TESTHI signals
TESTHI10 – cannot be grouped with other TESTHI signals
TESTHI11 – cannot be grouped with other TESTHI signals
TESTHI12 – cannot be grouped with other TESTHI signals
相关PDF资料
PDF描述
BX80526F900128 32-BIT, 900 MHz, MICROPROCESSOR, CPGA370
BU-61580G0-170Q 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70
BU-61580G0-300 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70
BU-61580G1-120K 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70
BU-61580G1-190Y 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70
相关代理商/技术参数
参数描述
BX80546RE2130C S L93R 制造商:Intel 功能描述:MPU CELERON D RISC 64BIT 90NM 2.13GHZ 478PIN FCUPGA4 - Boxed Product (Development Kits)
BX80546RE2400C 制造商:Intel 功能描述:MPU CELERON D PROCESSOR 320 RISC 64-BIT 90NM 2.4GHZ - Boxed Product (Development Kits)
BX80546RE2400C S L87J 制造商:Intel 功能描述:
BX80546RE2800C S L7NW 制造商:Intel 功能描述:MPU CELERON D RISC 64BIT 90NM 2.8GHZ 478PIN FCUPGA4 - Boxed Product (Development Kits)
BX80546RE3066C 制造商:Intel 功能描述:MPU CELERON D PROCESSOR 345 RISC 64-BIT 90NM 2.93GHZ - Boxed Product (Development Kits)