- 您现在的位置：买卖IC网 > PDF目录298892 > BX80547RE2667C (INTEL CORP) 32-BIT, 2600 MHz, MICROPROCESSOR, PBGA775 PDF资料下载
参数资料
| 型号： | BX80547RE2667C |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 2600 MHz, MICROPROCESSOR, PBGA775 |
| 封装： | FLIP CHIP, LGA-775 |
| 文件页数： | 64/94页 |
| 文件大小： | 2796K |
| 代理商： | BX80547RE2667C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页当前第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页
Datasheet
67
Land Listing and Signal Descriptions
LOCK#
Input/
Output
LOCK# indicates to the system that a transaction must occur atomically.
This signal must connect the appropriate pins/lands of all processor FSB
agents. For a locked sequence of transactions, LOCK# is asserted from
the beginning of the first transaction to the end of the last transaction.
When the priority agent asserts BPRI# to arbitrate for ownership of the
processor FSB, it will wait until it observes LOCK# de-asserted. This
enables symmetric agents to retain ownership of the processor FSB
throughout the bus locked operation and ensure the atomicity of lock.
MCERR#
Input/
Output
MCERR# (Machine Check Error) is asserted to indicate an unrecoverable
error without a bus protocol violation. It may be driven by all processor FSB
agents.
MCERR# assertion conditions are configurable at a system level. Assertion
options are defined by the following options:
Enabled or disabled.
Asserted, if configured, for internal errors along with IERR#.
Asserted, if configured, by the request initiator of a bus transaction
after it observes an error.
Asserted by any bus agent when it observes an error in a bus
transaction.
For more details regarding machine check architecture, refer to the IA-32
Software Developer’s Manual, Volume 3: System Programming Guide.
MS_ID[1:0]
Output
These signals are provided to indicate the Market Segment for the
processor and may be used for future processor compatibility or for keying.
PC_REQ#
Output
This signal provides an external bus indicator that the processor is done
with the DRAM page and that the DRAM page could/should be closed.
PC_REQ# is not a feature of the Celeron D processor in the 775-land
package. It is included here for future processor compatibility.
PROCHOT#
Input/
Output
As an output, PROCHOT# (Processor Hot) will go active when the
processor temperature monitoring sensor detects that the processor has
reached its maximum safe operating temperature. This indicates that the
processor Thermal Control Circuit (TCC) has been activated, if enabled. As
an input, assertion of PROCHOT# by the system will activate the TCC, if
enabled. The TCC will remain active until the system de-asserts
PROCHOT#. See Section 5.2.4 for more details.
PWRGOOD
Input
PWRGOOD (Power Good) is a processor input. The processor requires
this signal to be a clean indication that the clocks and power supplies are
stable and within their specifications. ‘Clean’ implies that the signal will
remain low (capable of sinking leakage current), without glitches, from the
time that the power supplies are turned on until they come within
specification. The signal must then transition monotonically to a high state.
PWRGOOD can be driven inactive at any time, but clocks and power must
again be stable before a subsequent rising edge of PWRGOOD.
The PWRGOOD signal must be supplied to the processor; it is used to
protect internal circuits against voltage sequencing issues. It should be
driven high throughout boundary scan operation.
REQ[4:0]#
Input/
Output
REQ[4:0]# (Request Command) must connect the appropriate pins/lands
of all processor FSB agents. They are asserted by the current bus owner to
define the currently active transaction type. These signals are source
synchronous to ADSTB0#. Refer to the AP[1:0]# signal description for a
details on parity checking of these signals.
Table 4-3. Signal Description (Sheet 6 of 9)
Name
Type
Description
相关PDF资料 |
PDF描述 |
|---|---|
| BX80547RE2933CN | 32-BIT, 2930 MHz, MICROPROCESSOR, PBGA775 |
| BX80551PG2800FN | 32-BIT, 2800 MHz, MICROPROCESSOR, PBGA775 |
| BX80551PG2800FT | 32-BIT, 2800 MHz, MICROPROCESSOR, PBGA775 |
| BX80552360 | 32-BIT, 3460 MHz, MICROPROCESSOR, CBGA775 |
| BX80552651 | 32-BIT, 3400 MHz, MICROPROCESSOR, PBGA775 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BX80547RE2667C S L7TM | 制造商:Intel 功能描述:MPU CELERON D 90NM 2.66GHZ 775PIN FCLGA4 - Boxed Product (Development Kits) |
| BX80547RE2667CNS L98V | 制造商:Intel 功能描述: |
| BX80547RE2800C S L7TN | 制造商:Intel 功能描述:MPU CELERON D 90NM 2.8GHZ 775PIN FCLGA4 - Boxed Product (Development Kits) |
| BX80547RE2800CNS L98W | 制造商:Intel 功能描述:MPU Celeron? D Processor 336 90nm 2.8GHz 775-Pin FCLGA4 |
| BX80547RE2933C S L7TP | 制造商:Intel 功能描述: 制造商:Intel 功能描述:MPU CELERON D 90NM 2.93GHZ 775PIN FCLGA4 - Boxed Product (Development Kits) |
发布紧急采购，3分钟左右您将得到回复。