- 您现在的位置：买卖IC网 > PDF目录298893 > BX80552651T2 (INTEL CORP) 32-BIT, 3400 MHz, MICROPROCESSOR, PBGA775 PDF资料下载
参数资料
| 型号： | BX80552651T2 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 3400 MHz, MICROPROCESSOR, PBGA775 |
| 封装： | FLIP CHIP, LGA-775 |
| 文件页数： | 74/108页 |
| 文件大小： | 3283K |
| 代理商： | BX80552651T2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页当前第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页
70
Datasheet
Land Listing and Signal Descriptions
4.2
Alphabetical Signals Reference
Table 4-3. Signal Description (Sheet 1 of 9)
Name
Type
Description
A[35:3]#
Input/
Output
A[35:3]# (Address) define a 236-byte physical memory address space. In sub-
phase 1 of the address phase, these signals transmit the address of a
transaction. In sub-phase 2, these signals transmit transaction type information.
These signals must connect the appropriate pins/lands of all agents on the
processor FSB. A[35:3]# are protected by parity signals AP[1:0]#. A[35:3]# are
source synchronous signals and are latched into the receiving buffers by
ADSTB[1:0]#.
On the active-to-inactive transition of RESET#, the processor samples a subset
of the A[35:3]# signals to determine power-on configuration. See Section 6.1 for
more details.
A20M#
Input
If A20M# (Address-20 Mask) is asserted, the processor masks physical
address bit 20 (A20#) before looking up a line in any internal cache and before
driving a read/write transaction on the bus. Asserting A20M# emulates the 8086
processor's address wrap-around at the 1-MB boundary. Assertion of A20M# is
only supported in real mode.
A20M# is an asynchronous signal. However, to ensure recognition of this signal
following an Input/Output write instruction, it must be valid along with the
TRDY# assertion of the corresponding Input/Output Write bus transaction.
ADS#
Input/
Output
ADS# (Address Strobe) is asserted to indicate the validity of the transaction
address on the A[35:3]# and REQ[4:0]# signals. All bus agents observe the
ADS# activation to begin parity checking, protocol checking, address decode,
internal snoop, or deferred reply ID match operations associated with the new
transaction.
ADSTB[1:0]#
Input/
Output
Address strobes are used to latch A[35:3]# and REQ[4:0]# on their rising and
falling edges. Strobes are associated with signals as shown below.
AP[1:0]#
Input/
Output
AP[1:0]# (Address Parity) are driven by the request initiator along with ADS#,
A[35:3]#, and the transaction type on the REQ[4:0]#. A correct parity signal is
high if an even number of covered signals are low and low if an odd number of
covered signals are low. This allows parity to be high when all the covered
signals are high. AP[1:0]# should connect the appropriate pins/lands of all
processor FSB agents. The following table defines the coverage model of these
signals.
BCLK[1:0]
Input
The differential pair BCLK (Bus Clock) determines the FSB frequency. All
processor FSB agents must receive these signals to drive their outputs and
latch their inputs.
All external timing parameters are specified with respect to the rising edge of
BCLK0 crossing VCROSS.
Signals
Associated Strobe
REQ[4:0]#, A[16:3]#
ADSTB0#
A[35:17]#
ADSTB1#
Request Signals
Subphase 1
Subphase 2
A[35:24]#
AP0#
AP1#
A[23:3]#
AP1#
AP0#
REQ[4:0]#
AP1#
AP0#
相关PDF资料 |
PDF描述 |
|---|---|
| BX80552641T | 32-BIT, 3200 MHz, MICROPROCESSOR, PBGA775 |
| BX80552641T2 | 32-BIT, 3200 MHz, MICROPROCESSOR, PBGA775 |
| BX805555060P | 64-BIT, MICROPROCESSOR, BGA771 |
| BX805555080P | 64-BIT, MICROPROCESSOR, BGA771 |
| BX805555080A | 64-BIT, MICROPROCESSOR, BGA771 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BX80552651T2 S L94W | 制造商:Intel 功能描述:MPU Pentium 制造商:Intel 功能描述:MPU Pentium? 4 Processor 651 65nm 3.4GHz 775-Pin FCLGA6 |
| BX80552651T2 S L9KE | 制造商:Intel 功能描述:MPU Pentium |
| BX80552661T2 | 制造商:Intel 功能描述:P4 661 3.6GHZ LP-BTX 2MB - Boxed Product (Development Kits) |
| BX80553915 S L9KB | 制造商:Intel 功能描述: |
| BX80553915R S L9DA | 制造商:Intel 功能描述: |
发布紧急采购，3分钟左右您将得到回复。