参数资料
型号: BXM80526B700128
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 64-BIT, 700 MHz, MICROPROCESSOR, CPGA495
封装: MICRO, PGA2-495
文件页数: 5/74页
文件大小: 870K
代理商: BXM80526B700128
Mobile Intel Celeron Processor (0.18) in BGA2 and Micro-PGA2 Packages
at 700MHz, 650 MHz, 600 MHz, 550 MHz, 500 MHz, 450 MHz,
Low-voltage 500 MHz, and Low-voltage 400A MHz
Datasheet
Order#-XXX
6
The FLUSH# signal is serviced in the Auto Halt state. After the on-chip and off-chip caches have
been flushed, the processor will return to the Auto Halt state without issuing a Halt bus cycle.
Transitions in the A20M# and PREQ# signals are recognized while in the Auto Halt state.
Figure 2. Clock Control States
HALT/Grant
Snoop
Normal
HS=false
Stop
Grant
Auto
Halt
HS=true
Quick
Start
Sleep
Deep
Sleep
(!STPCLK#
and !HS) or
stop break
STPCLK# and
!QSE and SGA
Snoop
occurs
Snoop
serviced
STPCLK# and
QSE and SGA
(!STPCLK# and !HS)
or RESET#
Snoop
serviced
Snoop
occurs
!STPCLK#
and HS
STPCLK# and
!QSE and SGA
HLT and
halt bus cycle
halt
break
Snoop
serviced
Snoop
occurs
STPCLK# and
QSE and SGA
!STPCLK#
and HS
!SLP# or
RESET#
SLP#
BCLK
stopped
BCLK on
and !QSE
BCLK
stopped
BCLK on
and QSE
V0001-00
NOTES:
halt break – A20M#, BINIT#, FLUSH#, INIT#, INTR, NMI, PREQ#, RESET#, SMI#
HLT – HLT instruction executed
HS – Processor Halt State
QSE – Quick Start State Enabled
SGA – Stop Grant Acknowledge bus cycle issued
stop break – BINIT#, RESET#
2.2.4
Stop Grant State
The processor enters this mode with the assertion of the STPCLK# signal when it is configured for
Stop Grant state (via the A15# strapping option). The processor is still able to respond to snoop
requests and latch interrupts. Latched interrupts will be serviced when the processor returns to the
Normal state. Only one occurrence of each interrupt event will be latched. A transition back to the
Normal state can be made by the deassertion of the STPCLK# signal or the occurrence of a stop
break event (a BINIT# or RESET# assertion).
The processor will return to the Stop Grant state after the completion of a BINIT# bus
initialization unless STPCLK# has been deasserted. RESET# assertion will cause the processor to
immediately initialize itself, but the processor will stay in the Stop Grant state after initialization
until STPCLK# is deasserted. A transition to the Sleep state can be made by the assertion of the
SLP# signal.
相关PDF资料
PDF描述
BXM80526B700 64-BIT, 700 MHz, MICROPROCESSOR, CPGA495
BXM80536GC2100F 32-BIT, 2100 MHz, MICROPROCESSOR, CPGA478
BXM80536GC1800F 32-BIT, 1800 MHz, MICROPROCESSOR, CPGA478
BXM80536GC1600F 32-BIT, 1600 MHz, MICROPROCESSOR, CPGA478
BYP60K4 60 A, 400 V, SILICON, RECTIFIER DIODE
相关代理商/技术参数
参数描述
BXM80536NC1400ES L7LS 制造商:Intel 功能描述:CELERON M,360,1.40GHZ,1M CACHE, 400MHZ FSB,1.26V,UFCPGA - Boxed Product (Development Kits)
BXMP1000 制造商:SPECTRUM 制造商全称:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER
BXMP1001 制造商:SPECTRUM 制造商全称:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER
BXMP1002 制造商:SPECTRUM 制造商全称:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER
BXMP1003 制造商:SPECTRUM 制造商全称:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER