参数资料
型号: C8051F002R
厂商: Silicon Laboratories Inc
文件页数: 21/171页
文件大小: 0K
描述: IC 8051 MCU 32K FLASH 32LQFP
标准包装: 1
系列: C8051F00x
核心处理器: 8051
芯体尺寸: 8-位
速度: 20MHz
连通性: SMBus(2 线/I²C),SPI,UART/USART
外围设备: 欠压检测/复位,POR,PWM,温度传感器,WDT
输入/输出数: 8
程序存储器容量: 32KB(32K x 8)
程序存储器类型: 闪存
RAM 容量: 256 x 8
电压 - 电源 (Vcc/Vdd): 2.7 V ~ 3.6 V
数据转换器: A/D 4x12b; D/A 2x12b
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 32-LQFP
包装: 剪切带 (CT)
其它名称: 336-1002-1
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
16.6.1. Control Register
The SMBus Control register SMB0CN is used to configure and control the SMBus interface. All of the bits in the
register can be read or written by software. Two of the control bits are also affected by the SMBus hardware. The
Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by the hardware when a valid serial interrupt condition occurs.
It can only be cleared by software. The Stop flag (STO, SMB0CN.4) is cleared to logic 0 by hardware when a
STOP condition is present on the bus.
Setting the ENSMB flag to logic 1 enables the SMBus interface. Clearing the ENSMB flag to logic 0 disables the
SMBus interface and removes it from the bus. Momentarily clearing the ENSMB flag and then resetting it to logic
1 will reset a SMBus communication. However, ENSMB should not be used to temporarily remove a device from
the bus since the bus state information will be lost. Instead, the Assert Acknowledge (AA) flag should be used to
temporarily remove the device from the bus (see description of AA flag below).
Setting the Start flag (STA, SMB0CN.5) to logic 1 will put the SMBus in a master mode. If the bus is free, the
SMBus hardware will generate a START condition. If the bus is not free, the SMBus hardware waits for a STOP
condition to free the bus and then generates a START condition after a 5
s delay per the SMB0CR value. (In
accordance with the SMBus protocol, the SMBus interface also considers the bus free if the bus is idle for 50
s and
no STOP condition was recognized.) If STA is set to logic 1 while the SMBus is in master mode and one or more
bytes have been transferred, a repeated START condition will be generated. To ensure proper operation, the STO
flag should be explicitly cleared before setting STA to a logic 1.
When the Stop flag (STO, SMB0CN.4) is set to logic 1 while the SMBus interface is in master mode, the hardware
generates a STOP condition on the SMBus. In a slave mode, the STO flag may be used to recover from an error
condition. In this case, a STOP condition is not generated on the SMBus, but the SMBus hardware behaves as if a
STOP condition has been received and enters the “not addressed” slave receiver mode. The SMBus hardware
automatically clears the STO flag to logic 0 when a STOP condition is detected on the bus.
The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by hardware when the SMBus interface enters one of 27
possible states. If interrupts are enabled for the SMBus interface, an interrupt request is generated when the SI flag
is set. The SI flag must be cleared by software. While SI is set to logic 1, the clock-low period of the serial clock
will be stretched and the serial transfer is suspended.
The Assert Acknowledge flag (AA, SMB0CN.2) is used to set the level of the SDA line during the acknowledge
clock cycle on the SCL line. Setting the AA flag to logic 1 will cause an ACKNOWLEDGE (low level on SDA) to
be sent during the acknowledge cycle if the device has been addressed. Setting the AA flag to logic 0 will cause a
NOT ACKNOWLEDGE (high level on SDA) to be sent during acknowledge cycle. After the transmission of a
byte in slave mode, the slave can be temporarily removed from the bus by clearing the AA flag. The slave’s own
address and general call address will be ignored. To resume operation on the bus, the AA flag must be reset to logic
1 to allow the slave’s address to be recognized.
Setting the SMBus Free Timer Enable bit (FTE, SMB0CN.1) to logic 1 enables the SMBus Free Timeout feature. If
SCL and SDA remain high for the SMBus Free Timeout given in the SMBus Clock Rate Register (Figure 16.5), the
bus will be considered free and a Start will be generated if pending. The bus free period should be greater than
50
s.
Setting the SMBus timeout enable bit (TOE, SMB0CN.0) to logic 1 enables Timer 3 to count up when the SCL line
is low and Timer 3 is enabled. If Timer 3 overflows, a Timer 3 interrupt will be generated, which will alert the CPU
that a SMBus SCL low timeout has occurred.
117
Rev. 1.7
相关PDF资料
PDF描述
PIC18F442-I/P IC MCU FLASH 8KX16 EE A/D 40DIP
PIC32MX340F256H-80I/PT IC PIC MCU FLASH 256K 64-TQFP
PIC16LF874A-I/PT IC PIC MCU FLASH 4KX14 44TQFP
PIC24HJ128GP510-I/PT IC PIC MCU FLASH 128KB 100TQFP
DSPIC33FJ128MC804-I/ML IC DSPIC MCU/DSP 128K 44QFN
相关代理商/技术参数
参数描述
C8051F005 功能描述:8位微控制器 -MCU 32KB 12ADC RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
C8051F005/0046 制造商:Silicon Laboratories Inc 功能描述:
C8051F005DK 功能描述:开发板和工具包 - 8051 MCU DEVELOPMENT KIT W/ US POWER SUPPLY RoHS:否 制造商:Silicon Labs 产品:Development Kits 工具用于评估:C8051F960, Si7005 核心: 接口类型:USB 工作电源电压:
C8051F005DK-A 功能描述:DEV KIT FOR C8051F005/F006/F007 RoHS:否 类别:编程器,开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 类型:MCU 适用于相关产品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、缆线、软件、数据表和用户手册 其它名称:520-1035
C8051F005DK-B 功能描述:DEV KIT FOR C8051F005/F006/F007 RoHS:否 类别:编程器,开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 类型:MCU 适用于相关产品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、缆线、软件、数据表和用户手册 其它名称:520-1035