参数资料
型号: CA3130EZ
厂商: Intersil
文件页数: 13/17页
文件大小: 0K
描述: IC OP AMP 15MHZ BIMOS 8-DIP
标准包装: 1,000
放大器类型: 通用
电路数: 1
转换速率: 30 V/µs
增益带宽积: 15MHz
电流 - 输入偏压: 5pA
电压 - 输入偏移: 8000µV
电流 - 电源: 10mA
电流 - 输出 / 通道: 45mA
电压 - 电源,单路/双路(±): 5 V ~ 16 V,±2.5 V ~ 8 V
工作温度: -55°C ~ 125°C
安装类型: 通孔
封装/外壳: 8-DIP(0.300",7.62mm)
供应商设备封装: 8-PDIP
包装: 管件
5
Cascade-connected PMOS transistors Q2, Q4 are the
constant-current source for the input stage. The biasing circuit
for the constant-current source is subsequently described.
The small diodes D5 through D8 provide gate-oxide protection
against high-voltage transients, including static electricity
during handling for Q6 and Q7.
Second-Stage
Most of the voltage gain in the CA3130 is provided by the
second amplifier stage, consisting of bipolar transistor Q11
and its cascade-connected load resistance provided by
PMOS transistors Q3 and Q5. The source of bias potentials
for these PMOS transistors is subsequently described. Miller
Effect compensation (roll-off) is accomplished by simply
connecting a small capacitor between Terminals 1 and 8. A
47pF capacitor provides sufficient compensation for stable
unity-gain operation in most applications.
Bias-Source Circuit
At total supply voltages, somewhat above 8.3V, resistor R2
and zener diode Z1 serve to establish a voltage of 8.3V across
the series-connected circuit, consisting of resistor R1, diodes
D1 through D4, and PMOS transistor Q1. A tap at the junction
of resistor R1 and diode D4 provides a gate-bias potential of
about 4.5V for PMOS transistors Q4 and Q5 with respect to
Terminal 7. A potential of about 2.2V is developed across
diode-connected PMOS transistor Q1 with respect to Terminal
7 to provide gate bias for PMOS transistors Q2 and Q3. It
should be noted that Q1 is “mirror-connected (see Note 8)” to
both Q2 and Q3. Since transistors Q1, Q2, Q3 are designed to
be identical, the approximately 200
A current in Q1
establishes a similar current in Q2 and Q3 as constant current
sources for both the first and second amplifier stages,
respectively.
At total supply voltages somewhat less than 8.3V, zener
diode Z1 becomes nonconductive and the potential,
developed across series-connected R1, D1-D4, and Q1,
varies directly with variations in supply voltage.
Consequently, the gate bias for Q4, Q5 and Q2, Q3 varies in
accordance with supply-voltage variations. This variation
results in deterioration of the power-supply-rejection ratio
(PSRR) at total supply voltages below 8.3V. Operation at
total supply voltages below about 4.5V results in seriously
degraded performance.
Output Stage
The output stage consists of a drain-loaded inverting
amplifier using CMOS transistors operating in the Class A
mode. When operating into very high resistance loads, the
output can be swung within millivolts of either supply rail.
Because the output stage is a drain-loaded amplifier, its gain
is dependent upon the load impedance. The transfer
characteristics of the output stage for a load returned to the
negative supply rail are shown in Figure 2. Typical op amp
loads are readily driven by the output stage. Because large-
signal excursions are non-linear, requiring feedback for good
waveform reproduction, transient delays may be
encountered. As a voltage follower, the amplifier can achieve
0.01% accuracy levels, including the negative supply rail.
NOTE:
8. For general information on the characteristics of CMOS
transistor-pairs in linear-circuit applications, see File Number
619, data sheet on CA3600E “CMOS Transistor Array”.
3
2
7
4
8
1
5
6
BIAS CKT.
COMPENSATION
(WHEN REQUIRED)
AV ≈ 5X
AV
6000X
30X
INPUT
+
-
200
A
200
A
1.35mA
8mA
0mA
V+
OUTPUT
V-
STROBE
CC
OFFSET
NULL
CA3130
(NOTE 7)
(NOTE 5)
NOTES:
6. Total supply voltage (for indicated voltage gains) = 15V with input
terminals biased so that Terminal 6 potential is +7.5V above
Terminal 4.
7. Total supply voltage (for indicated voltage gains) = 15V with
output terminal driven to either supply rail.
FIGURE 1. BLOCK DIAGRAM OF THE CA3130 SERIES
22.5
GATE VOLTAGE (TERMINALS 4 AND 8) (V)
OUTPUT
V
O
L
T
A
GE
(T
E
R
MINALS
4
AN
D
8)
(V
)
17.5
20
12.5
15
10
7.5
2.5
5
0
2.5
7.5
5
10
15
12.5
17.5
0
SUPPLY VOLTAGE: V+ = 15, V- = 0V
TA = 25
oC
LOAD RESISTANCE = 5k
500
1k
2k
FIGURE 2. VOLTAGE TRANSFER CHARACTERISTICS OF
CMOS OUTPUT STAGE
CA3130, CA3130A
相关PDF资料
PDF描述
68645-015 68645-15-CUS.HDR 2X17
DIN-096CPC-SR14A-HM CONN DIN PLUG 96POS RA GOLD
SZMMBZ33VALT3G TVS ZENER 40W 33V SOT23-4
68464-240 BERGSTIK II .100" DR STRAIGHT
SZMMBZ27VCLT3G TVS ZENER 40W 27V DUAL CC SOT23
相关代理商/技术参数
参数描述
CA3130M 功能描述:IC OP AMP 15MHZ BIMOS 8-SOIC RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:1 系列:- 放大器类型:通用 电路数:4 输出类型:满摆幅 转换速率:0.6 V/µs 增益带宽积:1MHz -3db带宽:- 电流 - 输入偏压:2pA 电压 - 输入偏移:1000µV 电流 - 电源:85µA 电流 - 输出 / 通道:20mA 电压 - 电源,单路/双路(±):1.8 V ~ 6 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:14-SOIC(0.154",3.90mm 宽) 供应商设备封装:14-SOICN 包装:剪切带 (CT) 产品目录页面:680 (CN2011-ZH PDF) 其它名称:MCP6L04T-E/SLCT
CA3130M96 功能描述:IC OP AMP 15MHZ BIMOS 8-SOIC RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:1 系列:- 放大器类型:通用 电路数:4 输出类型:满摆幅 转换速率:0.6 V/µs 增益带宽积:1MHz -3db带宽:- 电流 - 输入偏压:2pA 电压 - 输入偏移:1000µV 电流 - 电源:85µA 电流 - 输出 / 通道:20mA 电压 - 电源,单路/双路(±):1.8 V ~ 6 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:14-SOIC(0.154",3.90mm 宽) 供应商设备封装:14-SOICN 包装:剪切带 (CT) 产品目录页面:680 (CN2011-ZH PDF) 其它名称:MCP6L04T-E/SLCT
CA3130MZ 功能描述:运算放大器 - 运放 W/ANNEAL OPAMP 15MHZ LWBIAS 0 03NA MIL RoHS:否 制造商:STMicroelectronics 通道数量:4 共模抑制比(最小值):63 dB 输入补偿电压:1 mV 输入偏流(最大值):10 pA 工作电源电压:2.7 V to 5.5 V 安装风格:SMD/SMT 封装 / 箱体:QFN-16 转换速度:0.89 V/us 关闭:No 输出电流:55 mA 最大工作温度:+ 125 C 封装:Reel
CA3130MZ96 功能描述:运算放大器 - 运放 W/ANNEAL OPAMP 15MHZ LWBIAS 0 03NA COMP RoHS:否 制造商:STMicroelectronics 通道数量:4 共模抑制比(最小值):63 dB 输入补偿电压:1 mV 输入偏流(最大值):10 pA 工作电源电压:2.7 V to 5.5 V 安装风格:SMD/SMT 封装 / 箱体:QFN-16 转换速度:0.89 V/us 关闭:No 输出电流:55 mA 最大工作温度:+ 125 C 封装:Reel
CA3130S 制造商:未知厂家 制造商全称:未知厂家 功能描述:Voltage-Feedback Operational Amplifier