参数资料
型号: CAT1021ZI-42-GT3
厂商: ON Semiconductor
文件页数: 6/20页
文件大小: 0K
描述: IC SUPERVISOR CPU 2K EEPR 8MSOP
标准包装: 3,000
类型: 简单复位/加电复位
监视电压数目: 1
输出: 开路漏极或开路集电极
复位: 高有效/低有效
复位超时: 最小为 130 ms
电压 - 阀值: 4.25V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 8-TSSOP,8-MSOP(0.118",3.00mm 宽)
供应商设备封装: 8-MSOP
包装: 带卷 (TR)
CAT1021, CAT1022, CAT1023
Table 9. RESET CIRCUIT AC CHARACTERISTICS
Symbol
t PURST
Parameter
Power ? Up Reset Timeout
Test Conditions
Note 2
Min
130
Typ
200
Max
270
Units
ms
t RDP
t GLITCH
MR Glitch
t MRW
t MRD
V TH to RESET output Delay
V CC Glitch Reject Pulse Width
Manual Reset Glitch Immunity
MR Pulse Width
MR Input to RESET Output Delay
Note 3
Notes 4 and 5
Note 1
Note 1
Note 1
5
5
30
100
1
m s
ns
ns
m s
m s
t WD
Watchdog Timeout
Note 1
1.0
1.6
2.1
sec
Table 10. POWER ? UP TIMING (Notes 5 and 6)
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
t PUR
t PUW
Power ? Up to Read Operation
Power ? Up to Write Operation
270
270
ms
ms
Table 11. AC TEST CONDITIONS
Parameter
Input Pulse Voltages
Input Rise and Fall Times
Input Reference Voltages
Output Reference Voltages
Output Load
Table 12. RELIABILITY CHARACTERISTICS
Test Conditions
0.2 x V CC to 0.8 x V CC
10 ns
0.3 x V CC , 0.7 x V CC
0.5 x V CC
Current Source: I OL = 3 mA; C L = 100 pF
Symbol
N END (Note 5)
T DR (Note 5)
V ZAP (Note 5)
I LTH (Notes 5 & 7)
Parameter
Endurance
Data Retention
ESD Susceptibility
Latch ? Up
Reference Test Method
MIL ? STD ? 883, Test Method 1033
MIL ? STD ? 883, Test Method 1008
MIL ? STD ? 883, Test Method 3015
JEDEC Standard 17
Min
1,000,000
100
2000
100
Max
Units
Cycles/Byte
Years
Volts
mA
1.
2.
3.
4.
5.
6.
7.
Test Conditions according to “AC Test Conditions” table.
Power ? up, Input Reference Voltage V CC = V TH , Reset Output Reference Voltage and Load according to “AC Test Conditions” Table
Power ? Down, Input Reference Voltage V CC = V TH , Reset Output Reference Voltage and Load according to “AC Test Conditions” Table
V CC Glitch Reference Voltage = V THmin ; Based on characterization data
This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
t PUR and t PUW are the delays required from the time V CC is stable until the specified memory operation can be initiated.
Latch ? up protection is provided for stresses up to 100 mA on input and output pins from ? 1 V to V CC + 1 V.
http://onsemi.com
6
相关PDF资料
PDF描述
ISL6307IRZ-T IC REG CTRLR BUCK PWM VM 48-QFN
VE-24H-EW-F1 CONVERTER MOD DC/DC 52V 100W
ECM25DTAN-S189 CONN EDGECARD 50POS R/A .156 SLD
GSC22DRTN-S13 CONN EDGECARD 44POS .100 EXTEND
ECM25DTAH-S189 CONN EDGECARD 50POS R/A .156 SLD
相关代理商/技术参数
参数描述
CAT1021ZI-42T2 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer
CAT1021ZI-42-T2 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer
CAT1021ZI-42T3 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer
CAT1021ZI-42-T3 功能描述:监控电路 2K bit 4.2V Ind Temp RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟(典型值):10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel
CAT1021ZI-42TE13 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer