- 您现在的位置：买卖IC网 > PDF目录257720 > CAT1022WI45 (ON SEMICONDUCTOR) 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8 PDF资料下载
参数资料
| 型号： | CAT1022WI45 |
| 厂商： | ON SEMICONDUCTOR |
| 元件分类： | 电源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8 |
| 封装： | 0.150 INCH, HALOGEN FREE AND ROHS COMPLIANT, MS-012, SOIC-8 |
| 文件页数： | 5/21页 |
| 文件大小： | 307K |
| 代理商： | CAT1022WI45 |
CAT1021, CAT1022, CAT1023
2007 Catalyst Semiconductor, Inc.
13
Doc. No. 3009 Rev. L
Characteristics subject to change without notice
Immediate/Current Address Read
The CAT1021/22/23 address counter contains the
address of the last byte accessed, incremented by
one. In other words, if the last READ or WRITE
access was to address N, the READ immediately
following would access data from address N + 1. For
N = E = 255, the counter will wrap around to zero
and continue to clock out valid data.
After the
CAT1021/22/23 receives its slave address infor-
mation (with the R/W
bit set to one), it issues an
acknowledge,
then
transmits
the
8-bit
byte
requested. The master device does not send an
acknowledge, but will generate a STOP condition.
Selective/Random Read
Selective/Random READ operations allow the
Master device to select at random any memory
location for a READ operation. The Master device
first performs a ‘dummy’ write operation by sending
the START condition, slave address and byte
addresses of the location it wishes to read. After the
CAT1021/22/23 acknowledges, the Master device
sends the START condition and the slave address
again, this time with the R/W
bit set to one. The
CAT1021/22/23 then responds with its acknowledge
and sends the 8-bit byte requested. The master
device does not send an acknowledge but will
generate a STOP condition.
Sequential Read
The Sequential READ operation can be initiated by
either the Immediate Address READ or Selective READ
operations. After the CAT1021/22/23 sends the inital 8-
bit byte requested, the Master will responds with an
acknowledge which tells the device it requires more
data. The CAT1021/22/23 will continue to output an 8-
bit byte for each acknowledge, thus sending the STOP
condition.
The data being transmitted from the CAT1021/22/23 is
sent sequentially with the data from address N followed
by data from address N + 1. The READ operation
address counter increments all of the CAT1021/22/23
address bits so that the entire memory array can be
read during one operation.
Figure 11. Selective Read Timing
Figure 12. Sequential Read Timing
SLAVE
ADDRESS
S
A
C
K
N
O
A
C
K
S
T
O
P
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
BYTE
ADDRESS (n)
S
A
C
K
DATA n
SLAVE
ADDRESS
A
C
K
S
T
A
R
T
BUS ACTIVITY:
MASTER
SDA LINE
DATA n+x
DATA n
A
C
K
A
C
K
DATA n+1
A
C
K
S
T
O
P
N
O
A
C
K
DATA n+2
A
C
K
P
SLAVE
ADDRESS
相关PDF资料 |
PDF描述 |
|---|---|
| CD-700KACGEB-35.328 | PHASE LOCKED LOOP, CQCC16 |
| CD-700KACGEB-51.840 | PHASE LOCKED LOOP, CQCC16 |
| CD-700KACGFB-24.576 | PHASE LOCKED LOOP, CQCC16 |
| CD-700KACGFB-30.000 | PHASE LOCKED LOOP, CQCC16 |
| CD-700KACGFB-34.368 | PHASE LOCKED LOOP, CQCC16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CAT1022WI-45-G | 功能描述:监控电路 CPU w/2K RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| CAT1022WI-45-GT2 | 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1022WI-45-GT3 | 功能描述:监控电路 CPU SUP W/2K EEPROM RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| CAT1022WI-45T2 | 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1022WI-45-T2 | 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
发布紧急采购，3分钟左右您将得到回复。