参数资料
型号: CAT24AA01WI-T3
厂商: ON SEMICONDUCTOR
元件分类: PROM
英文描述: 128 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8
封装: 0.150 INCH, ROHS COMPLIANT, MS-012, SOIC-8
文件页数: 8/13页
文件大小: 143K
代理商: CAT24AA01WI-T3
CAT24AA01, CAT24AA02
Doc. No. MD-1120 Rev. C
4
2008 SCILLC. All rights reserved.
Characteristics subject to change without notice
POWER-ON RESET (POR)
Each CAT24AA01/02 incorporates Power-On Reset
(POR) circuitry which protects the internal logic
against powering up in the wrong state. The device
will power up into Standby mode after VCC exceeds
the POR trigger level and will power down into Reset
mode when VCC drops below the POR trigger level.
This bi-directional POR behavior protects the
device against brown-out failure, following a
temporary loss of power.
PIN DESCRIPTION
SCL: The Serial Clock input pin accepts the clock
signal generated by the Master.
SDA: The Serial Data I/O pin accepts input data and
delivers output data. In transmit mode, this pin is open
drain. Data is acquired on the positive edge, and
delivered on the negative edge of SCL.
WP: When the Write Protect input pin is forced HIGH
by an external source, all write operations are
inhibited. When the pin is not driven by an external
source, it is pulled LOW internally.
FUNCTIONAL DESCRIPTION
The CAT24AA01/02 supports the Inter-Integrated
Circuit (I
2C) Bus protocol. The protocol relies on the
use of a Master device, which provides the clock and
directs bus traffic, and Slave devices which execute
requests. The CAT24AA01/02 operates as a Slave
device. Both Master and Slave can transmit or
receive, but only the Master can assign those roles.
I
2C BUS PROTOCOL
The 2-wire I
2C bus consists of two lines, SCL and
SDA, connected to the VCC supply via pull-up
resistors. The Master provides the clock to the SCL
line, and the Master and Slaves drive the SDA line. A
‘0’ is transmitted by pulling a line LOW and a ‘1’ by
releasing it HIGH. Data transfer may be initiated only
when the bus is not busy (see A.C. Characteristics).
During data transfer, SDA must remain stable while
SCL is HIGH.
START/STOP Condition
An SDA transition while SCL is HIGH creates a
START or STOP condition (Figure 1). A START is
generated by a HIGH to LOW transition, while a
STOP is generated by a LOW to HIGH transition. The
START acts like a wake-up call. Absent a START, no
Slave
will
respond
to
the
Master.
The
STOP
completes all commands.
Device Addressing
The Master addresses a Slave by creating a START
condition and then broadcasting an 8-bit Slave
address (Figure 2). The first four bits of the Slave
address are 1010 (Ah).
For the CAT24AA01/02 the next three bits must
be 000.
The last bit, R/W
, instructs the Slave to either provide
(1) or accept (0) data, i.e. it signals a Read (1) or a
Write (0) request.
Acknowledge
During the 9
th clock cycle following every byte sent
onto the bus, the transmitter releases the SDA line,
allowing the receiver to respond. The receiver then
either acknowledges (ACK) by pulling SDA LOW, or
does not acknowledge (NoACK) by letting SDA stay
HIGH (Figure 3). Bus timing is illustrated in Figure 4.
相关PDF资料
PDF描述
CAT24C01BGZE-1.8TE13REV-A 128 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8
CAT24C01BJE-1.8TE13REV-A 128 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8
CAT24C01BWE-TE13REV-A 128 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8
CAT24C01BYI-1.8REV-A 128 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8
CAT24C01BZA-TE13REV-A 128 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8
相关代理商/技术参数
参数描述
CAT24AA02 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:1-Kb and 2-Kb I2C CMOS Serial EEPROM
CAT24AA02TDI-10 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:1-Kb and 2-Kb I2C CMOS Serial EEPROM
CAT24AA02TDI-3 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:1-Kb and 2-Kb I2C CMOS Serial EEPROM
CAT24AA02TDI-G10 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:1-Kb and 2-Kb I2C CMOS Serial EEPROM
CAT24AA02TDI-G3 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:1-Kb and 2-Kb I2C CMOS Serial EEPROM