参数资料
| 型号： | CAT25640VP2I-GT3 |
| 厂商： | ON Semiconductor |
| 文件页数： | 7/19页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 64KB SPI SER 8TDFN |
| 标准包装： | 3,000 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 64K (8K x 8) |
| 速度： | 10MHz |
| 接口： | SPI 3 线串行 |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-WFDFN 裸露焊盘 |
| 供应商设备封装： | 8-TDFN（2x3） |
| 包装： | 带卷 (TR) |
CAT25640
Status Register
The Status Register, as shown in Table 10, contains a
number of status and control bits.
The RDY (Ready) bit indicates whether the device is busy
with a write operation. This bit is automatically set to 1 during
an internal write cycle, and reset to 0 when the device is ready
to accept commands. For the host, this bit is read only.
The WEL (Write Enable Latch) bit is set/reset by the
WREN/WRDI commands. When set to 1, the device is in a
Write Enable state and when set to 0, the device is in a Write
Disable state.
The BP0 and BP1 (Block Protect) bits determine which
blocks are currently write protected. They are set by the user
with the WRSR command and are non ? volatile. The user is
Table 10. STATUS REGISTER
allowed to protect a quarter, one half or the entire memory,
by setting these bits according to Table 11. The protected
blocks then become read ? only.
The WPEN (Write Protect Enable) bit acts as an enable for
the WP pin. Hardware write protection is enabled when the
WP pin is low and the WPEN bit is 1. This condition
prevents writing to the status register and to the block
protected sections of memory. While hardware write
protection is active, only the non ? block protected memory
can be written. Hardware write protection is disabled when
the WP pin is high or the WPEN bit is 0. The WPEN bit, WP
pin and WEL bit combine to either permit or inhibit Write
operations, as detailed in Table 12.
7
WPEN
6
0
5
0
4
0
3
BP1
2
BP0
1
WEL
0
RDY
Table 11. BLOCK PROTECTION BITS
Status Register Bits
BP1
0
0
1
1
BP0
0
1
0
1
Array Address Protected
None
1800 ? 1FFF
1000 ? 1FFF
0000 ? 1FFF
Protection
No Protection
Quarter Array Protection
Half Array Protection
Full Array Protection
Table 12. WRITE PROTECT CONDITIONS
WPEN
0
0
1
1
X
X
WP
X
X
Low
Low
High
High
WEL
0
1
0
1
0
1
Protected Blocks
Protected
Protected
Protected
Protected
Protected
Protected
Unprotected Blocks
Protected
Writable
Protected
Writable
Protected
Writable
Status Register
Protected
Writable
Protected
Protected
Protected
Writable
http://onsemi.com
7
相关PDF资料 |
PDF描述 |
|---|---|
| 10051922-2610ELF | CONN FPC 26POS .5MM R/A SMD GOLD |
| MPC8535ECVTANGA | MPU POWERQUICC III 783FCPBGA |
| CAT24C32YI-GT3JN | IC EEPROM SRL 32KB I2C 8TSSOP |
| MPC8535EBVTAKGA | MPU POWERQUICC III 783FCPBGA |
| MPC8535EAVTATHA | MPU POWERQUICC III 783FCPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CAT25640VP2IGT3E | 制造商:ON Semiconductor 功能描述: |
| CAT25640YE-GE | 制造商:ON Semiconductor 功能描述: |
| CAT25640YI-G | 功能描述:电可擦除可编程只读存储器 CMOS 电可擦除可编程只读存储器 RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| CAT25640YI-GT3 | 功能描述:电可擦除可编程只读存储器 (8192x8) 64K 1.8-5.5 RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| CAT25640YI-GT3JN | 功能描述:电可擦除可编程只读存储器 64KB SPI SER CMOS 电可擦除可编程只读存储器 RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
发布紧急采购，3分钟左右您将得到回复。